



## Letter

## A simple shift register circuit for depletion-mode oxide TFTs

Jae-Eun Pi<sup>a</sup>, Min Ki Ryu<sup>a</sup>, Chi-Sun Hwang<sup>a</sup>, Sang-Hee Ko Park<sup>a</sup>, Sung-Min Yoon<sup>b</sup>, HongKyun Lym<sup>c</sup>,  
YeonKyung Kim<sup>c</sup>, HwanSool Oh<sup>c</sup>, KeeChan Park<sup>c,\*</sup>

<sup>a</sup>Oxide Electronics Research Team, Electronics and Telecommunications Research Institute, Daejeon 305-350, Republic of Korea

<sup>b</sup>Department of Advanced Materials Engineering for Information & Electronics, KyungHee University, Yongin 446-701, Republic of Korea

<sup>c</sup>Department of Electronic Engineering, Konkuk University, Seoul 143-701, Republic of Korea

## ARTICLE INFO

## Article history:

Received 14 November 2011

Received in revised form 9 May 2012

Accepted 6 July 2012

Available online 16 August 2012

The review of this paper was arranged by Dr. Y. Kuk

## Keywords:

Shift register

Oxide TFTs

Depletion-mode

## ABSTRACT

We report the simplest shift register circuit compatible with metal-oxide thin-film transistors (TFTs). Since the oxide TFT often exhibits depletion-mode characteristic, it is impossible to guarantee stable operation of the shift register when we resort to conventional circuit scheme. In order to resolve this problem, we employed two different low-voltage levels for the clock signals. As a result, we could turn off the depletion-mode oxide TFTs completely with sufficient voltage margin. According to the simulation results, the new shift register composed of only 6 TFTs operates properly over the threshold voltage ( $V_T$ ) range of  $-5$ – $+9$  V. The fabricated circuit also worked successfully even though  $V_T$  of the TFTs ranged from  $-5$  V to  $-3$  V.

© 2012 Elsevier Ltd. All rights reserved.

## 1. Introduction

As the frame frequency and the resolution of the active-matrix liquid-crystal display (AMLCD) are enhanced, the on-current of the thin film transistor (TFT) should be improved as well as the signal line conductance to deliver the data signal to each pixel within limited switch-on time [1,2]. Accordingly the prevailing amorphous silicon (a-Si) TFT is no more suitable for higher performance AMLCDs. Although the polycrystalline silicon (poly-Si) TFT meets the requirements, the high process cost of poly-Si TFT is still a critical obstacle to mid- to large-area displays. TFTs employing metal-oxide semiconductors such as In–Ga–Zn–O (IGZO) have attracted much attention in recent years because they exhibit high carrier mobility and low process cost [3,4]. The oxide TFT is also expected to be used in the active-matrix organic light-emitting diode (AMOLED) display because it is more stable than the a-Si TFT and has better short-range uniformity than the laser-annealed poly-Si TFT [5–7].

However the oxide TFT often exhibits depletion-mode characteristics by process fluctuation and external influences such as illumination and bias stress [8,9]. Accordingly a considerable amount of current flows at zero gate-to-source bias ( $V_{GS}$ ). Due to the possible negative threshold voltage ( $V_T$ ) of the oxide TFTs, it is not desirable to utilize conventional circuit scheme when we integrate

driving circuitry on a display panel. Kim and Kang have reported new shift register circuits that are suitable for the depletion-mode oxide TFTs [10,11]. However these circuits need too many TFTs. In this paper, we propose a simple 6-TFT shift register circuit which operates properly with the depletion-mode oxide TFTs by employing two different low voltage levels for the clock signals. This circuit is more useful in reducing the bezel width of the display panel than the previous ones especially when it is used for the mobile displays where the size of the buffer TFT is not so large due to the high mobility of the oxide TFT and the small gate line load because the number of TFTs are reduced to half.

## 2. Operation of the new shift register

Each stage of the new shift register is composed of only six TFTs and one capacitor as shown in Fig. 1a. This is the simplest oxide-TFT-based shift register circuit that has been ever reported. TFT M1 admits the output of previous stage. TFT M3 transfers CLK\_A signal to the output with the aid of bootstrapping when current stage has received high level of OUT[N-1]. Capacitor  $C_b$  facilitates the bootstrapping effect. M4 keeps OUT[N] low when OUT[N] should be low. M4 is controlled by PD node that is maintained at high level as long as OUT[N] does not go high. When OUT[N] becomes high, M6 is turned on and the voltage of PD node goes low. In this case, the pull-down TFT M4 is only slightly turned on and OUT[N] reaches similar high level of CLK\_A. In the following phases, M2 pulls down F node periodically and M5 pulls up PD node, which keep the two nodes F and OUT[N] at low level.

\* Corresponding author. Tel.: +82 2 450 4274; fax: +82 2 3437 5235.

E-mail address: [keechan@konkuk.ac.kr](mailto:keechan@konkuk.ac.kr) (K. Park).




Fig. 1. (a) Single stage of proposed shift register compatible with depletion-mode oxide TFTs. (b) Timing diagram of input and output signals. (c) Block diagram showing signal connections.

In order to guarantee proper operation, the floating node F should be isolated during the bootstrapping phase. In order to turn off the switch TFTs M1 and M2 completely during this period even though they have negative  $V_T$ s, we employed CLK1 ~ 4 that have more negative low-level than CLK\_A and CLK\_B that are used as the output pulses. One example of the swing ranges of the clock signals are illustrated in Fig. 1b. In this example,  $-10\text{ V}$  of CLK1 and CLK4 are applied to the gates of M1 and M2 respectively where the source voltages are  $-5\text{ V}$ . Therefore M1 and M2 have approximately  $-5\text{ V}$  of turn-off  $V_{GS}$  margin. The connection of the clock signals for the first four stages are shown in Fig. 1c and it is repeated every four stages.

The other TFTs (M3–M6) can also be slightly turned on since they have “zero”  $V_{GS}$  as an off-state bias. However this does not lead to severe abnormal operation because even if M3 becomes slightly conducting with negative  $V_T$ , the pull-down TFT M4 maintains the output at low level whenever CLK\_A is high since the voltage of PD node is raised enough by M5 during this time even





Fig. 2. Measured characteristics of typical IGZO TFT.  $W/L = 50/20\text{ }\mu\text{m}$ ,  $V_T = -2.3\text{ V}$ .



**Fig. 3.** Simulated waveforms of output signals with IGZO TFT models of (a)  $V_T = -6$  V, (b)  $V_T = -5$  V, (c)  $V_T = 0$  V, (d)  $V_T = 9$  V, and (e)  $V_T = 10$  V. (f) Power consumption versus TFT  $V_T$  for VGA ( $640 \times 480$ ) AMLCD driving. Frame rate is 60 Hz.

though M5 and M6 have negative  $V_T$ s. In addition, it becomes easier to turn on M4 when it has negative  $V_T$ . When CLK\_A is low, OUT[N] is kept low even if the PD node is pulled down by the leaky M6, because there is no source to raise the output voltage. On the other hand when bootstrapping occurs in node F, although M4 may be slightly turned on, fully-conducting M3 pulls up OUT[N] very close to 20 V.

### 3. Results

We used SmartSpice to verify the operation of the new shift register circuit. We made a TFT model by fitting the measured IGZO TFT characteristics shown in Fig. 2. The channel width and length of the TFT are  $50 \mu\text{m}$  and  $20 \mu\text{m}$  respectively. Then we generated many models with different  $V_T$ s by parallel shift of the original model.




Fig. 4. (a) First 4 stages of fabricated shift register. (b) Measured output waveforms of fabricated shift register with 12 stages.

We assumed a VGA ( $640 \times 480$ ) resolution AMLCD panel with the frame rate of 60 Hz and used the new shift register circuit as a gate driver. In order to emulate the gate line load,  $5 \text{ k}\Omega$  resistor and  $50 \text{ pF}$  capacitor were attached to each output node. The channel widths of M1–M6 are  $150 \mu\text{m}$ ,  $40 \mu\text{m}$ ,  $200 \mu\text{m}$ ,  $50 \mu\text{m}$ ,  $40 \mu\text{m}$ , and  $50 \mu\text{m}$  respectively and the channel lengths are all  $20 \mu\text{m}$ . The capacitance of  $C_b$  is  $4 \text{ pF}$ . The frequency of CK\_A/B is  $14.4 \text{ kHz}$  and that of CK1  $\sim$  4 is  $7.2 \text{ kHz}$  since the frame rate is 60 Hz and the number of gate lines is 480. Fig. 3a–e shows the simulated voltage waveforms in the load capacitances of the first nine stages. When  $V_{T_s}$  of the TFTs are all  $-6 \text{ V}$ , only the first two stages generate small pulses (Fig. 3a). As the  $V_{T_s}$  of the TFTs are increased to  $-5 \text{ V}$ , the circuit operates properly. In this case, small fluctuations of the output nodes are observed because M3 is slightly turned on (Fig. 3b). For  $V_{T_s} = 0 \text{ V}$ , the circuit exhibits ideal operation (Fig. 3c). As  $V_{T_s}$  increases to around  $9 \text{ V}$ , it is difficult to charge the load capacitance (Fig. 3d). Accordingly the circuit does not work for  $V_{T_s} = 10 \text{ V}$  (Fig. 3e).

Fig. 3f shows simulated power consumption of the new shift register with 480 stages. The power consumption is similar to that of the conventional shift register when  $V_{T_s}$  is positive. However it increases considerably as  $V_{T_s}$  shifts negatively because the currents through M3 and M6 gradually increase when CLK\_A is high and the

output is low. It is desirable to reduce the power consumption for future development.

Fig. 4a is the microscope photograph of the fabricated shift register. Only first four stages are shown. We adopted the staggered top-gate TFT structure that has the source/drain electrodes beneath the active layer. Fig. 4b shows the measured output waveforms of the fabricated shift register with 12 stages. The TFTs were made of IGZO active layer and  $\text{Al}_2\text{O}_3$  gate insulator on a glass substrate.  $V_{T_s}$ s of the TFTs around the circuit ranged from  $-5 \text{ V}$  to  $-3 \text{ V}$ . It is clearly shown that the output waveforms swing from  $-5 \text{ V}$  to  $+20 \text{ V}$  as expected. This indicates that the new shift register works successfully with the depletion-mode oxide TFTs. The power consumption of the fabricated circuit with 12 stages ranged from  $200 \text{ mW}$  to  $300 \text{ mW}$ .

#### 4. Conclusion

The simplest shift register circuit compatible with the metal-oxide TFT having negative  $V_{T_s}$  has been developed. The shift register is composed of only six TFTs and employs two different voltage levels, i.e.  $-5 \text{ V}$  and  $-10 \text{ V}$  for the clock signals. This makes two important switch TFTs turned off completely even though they

have negative  $V_T$ s. The SmartSpice simulation results show that the shift register works successfully over wide  $V_T$  range of  $-5$ – $+9$  V. And the fabrication result indicates that the new circuit works stably with the depletion-mode oxide TFTs.

### Acknowledgments

This work was supported by the Industrial Strategic Technology Development program [Project No. 10035225, Development of Core Technology for High Performance AMOLED on Plastic] funded by MKE/KEIT.

### References

- [1] Shin HJ, Son MY, Kim BH, Kim YH, Lee CA, Kim KS, et al. Symp Digest SID 2011:186–9.
- [2] Kim SS, You BH, Choi H, Berkeley BH, Kim DG, Kim ND. Symp Digest SID 2009:424–7.
- [3] Tsao SW, Chang TC, Huang SY, Chen MC, Chen SC, Tsai CT, et al. Solid-State Electron 2010;54(12):1497–9.
- [4] Kim S, Kim S, Kim C, Park JC, Song I, Jeon S, et al. Solid-State Electron 2011;62(1):77–81.
- [5] Arai T, Morosawa N, Tokunaga K, Terai Y, Fukumoto E, Fujimori T, et al. Symp Digest SID 2010:1033–6.
- [6] Hayashi R, Ofuji M, Kaji N, Takahashi K, Abe K, Yabuta H, et al. J Soc Inform Display 2007;15(11):915–21.
- [7] Mativenga M, Choi JW, Hur JH, Kim HJ, Jang J. J Inform Display 2011;12(1):47–50.
- [8] Oh H, Yoon SM, Ryu MK, Hwang CS, Yang S. Appl Phys Lett 2010;97:183502.
- [9] Ji KH, Kim JI, Jung HY, Park SY, Choi R, Kim UK, et al. Appl Phys Lett 2011;98:103509.
- [10] Kim B, Ryoo CI, Kim SJ, Bae JU, Seo HS, Kim CD, et al. IEEE Electron Dev Lett 2011;32(2):158–60.
- [11] Kang CK, Park YS, Park SI, Mo YG, Kim BH, Kim SS. Symp Digest SID 2011:25–7.