



Flexible Nonvolatile Memory Thin-Film Transistor Using Ferroelectric Copolymer Gate Insulator and Oxide Semiconducting Channel

Sung-Min Yoon^{a,z}, Shinhyuk Yang^{b,c} and Sang-Hee Ko Park^c

^aDepartment of Advanced Materials Engineering for Information and Electronics, Kyung Hee University, Gyeonggi-do 446-701, Korea

^bDepartment of Information Display, Kyung Hee University, Seoul 130-701, Korea

^cConvergence & Components Material Research Laboratory, Electronics and Telecommunications Research Institute (ETRI), Daejeon 305-700, Korea

The flexible nonvolatile memory thin-film transistor (F-MTFT) is demonstrated. The gate stack is composed of ferroelectric poly(vinylidene fluoride-trifluoroethylene) gate insulator and ZnO semiconducting channel. All the processes are performed below 150 °C on a poly(ethylene naphthalate) substrate. The ferroelectric field-effect-driven memory window and the on/off ratio of the fabricated F-MTFT were 7.8 V and 10⁸, respectively. These behaviors did not show so marked degradations at bending situations with a curvature radius of 0.97 cm and after repetitive bendings of 20,000 cycles. The programmed on/off ratio was initially 6.6 × 10⁵ and retained to be approximately 130 after a lapse of 15,000 s.

© 2011 The Electrochemical Society. [DOI: 10.1149/1.3609842] All rights reserved.

Manuscript submitted May 10, 2011; revised manuscript received June 10, 2011. Published July 14, 2011.

Experimental

Flexible electronic devices and systems realized on bendable and rollable substrates define important application fields of new paradigm for next-generation “consumer electronics.”^{1–6} In developing the highly-functional flexible electronic systems, an embeddable nonvolatile memory device is a strongly required as a core element for saving the power consumption⁷ as well as for storing the information.

So far, various approaches using different operating origins and material combinations such as oxide-based⁸ and polymer-based⁹ resistive-type memory devices, have been tried to realize the nonvolatile memory functions on the flexible substrates. Among them, the ferroelectric-field-effect-based thin-film transistor (TFT) is one of the most promising candidates for the flexible memory devices.^{10,11} The ferroelectric TFT can be operated in a very reproducible way with a definitely designable operation principle and simply be fabricated. The employment of polymeric ferroelectric thin film can offer an attractive solution to reduce the process temperature. A poly(vinylidene fluoride-trifluoroethylene) [P(VDF-TrFE)] is the most typical ferroelectric copolymer material. It shows superior properties of a relatively large remnant polarization, a short switching time, and a good thermal stability, compared with other organic ferroelectric materials.^{12,13} The P(VDF-TrFE) thin film can simply be formed by a solution-based spin-coating method and be crystallized at a lower temperature around 140 °C, which is one of the benefits in realizing the memory device on the plastic substrate. Although most works on the fabrication and characterization for the nonvolatile memory transistors using the P(VDF-TrFE) have mainly been investigated for realizing all-organic memory transistors with organic semiconducting channel layers,^{14,15} the weaknesses of a low field-effect mobility, an unsatisfactory ambient stability, and a difficult device integration with organic-based transistors seriously limit the scopes of application fields. A powerful alternative for enhancing and stabilizing the device performance is to utilize the oxide semiconductors such as ZnO or In-Ga-Zn oxide (IGZO). The oxide semiconductor-based TFTs present such beneficial features as high field-effect mobility, excellent uniformity, and robust device stability.^{16,17} The combination of an organic ferroelectric gate insulator (GI) and an oxide semiconducting channel will be the best choice for the high performance nonvolatile memory transistors (MTFT). We previously demonstrated the feasibility of these MTFTs fabricated on the glass substrate.^{18,19} In this letter, we propose an organic/inorganic hybrid-type flexible memory TFT (F-MTFT) by modifying some critical process steps in order to fabricate the MTFT with good performances even on the plastic substrate.

A top-gate F-MTFT was fabricated onto a 200- μm -thick poly(ethylene naphthalate) (PEN, Teijin DuPont) substrate, as schematically shown in Fig. 1a. Low coefficient of thermal expansion and strong chemical resistance are two important features of the PEN substrate. As the first step, 20-nm-thick Al₂O₃ was deposited by using an atomic-layer deposition (ALD) method on the bare PEN substrate as a barrier against out-gassing and a surface planarization layer. Multi-layered films of Ti/Au/Ti were then deposited by electron-beam (e-beam) evaporation and patterned into the source/drain (S/D) electrodes by lift-off process. Top and bottom layers of Ti are expected to work as a good ohmic contact with oxide channel layer and a good adhesive with the Al₂O₃-deposited substrate, respectively. This optimized S/D structure for the flexible substrate could replace the In-Sn-O (ITO) layer which had been used in our devices on the glass substrate. 10-nm-thick ZnO film was chosen as an oxide semiconducting channel for the F-MTFT. Although the oxide-channel TFT employing the ZnO show a relatively low field-effect mobility and moderate uniformity in device behaviors owing to its polycrystalline natures, the post-annealing process, which is generally demanded for obtaining stable TFT performances, can be carried out at a lower temperature compared with the TFTs using an IGZO channel. ZnO channel was prepared by plasma-enhanced ALD method at 150 °C using diethylzinc and O₂ plasma. Right after the ZnO deposition, 6-nm-thick Al₂O₃ interface controlling layer¹⁸ was successively deposited by an ALD method at 150 °C using trimethylaluminum and water vapor. The channel areas were patterned by a wet etching of the Al₂O₃ and ZnO using a dilute hydrofluoric acid solution. Thermal treatment was then performed at 150 °C to enhance the ZnO channel properties. The employment of an Al₂O₃ barrier layer on the PEN, a multi-layered Ti/Au/Ti electrode, and a low-temperature compatible ZnO channel can be picked up as important features of the fabrication processes proposed for the F-MTFT.

Ferroelectric P(VDF-TrFE) GI was formed by spin-coating method using a 2.5 wt % diluted solution of P(VDF-TrFE) (70/30 mol %, VF2-TRFE, Solvay Solexis) in methyl ethyl ketone (C₂H₅COCH₃, CAS No. 78-93-3, Sigma Aldrich). The prepared film was crystallized at 140 °C for 1 h in an air ambient. The film thickness of P(VDF-TrFE) was measured to be approximately 150 nm. Via-holes were formed by removing the patterned areas of the P(VDF-TrFE), in which an O₂ plasma was applied in a vacuum dry etching chamber. Finally, Au film was deposited by e-beam evaporation and patterned as gate electrode and pads via lift-off process. Figures 1b and 1c show a microscopic top view of the fabricated F-MTFT and a typical photo image of the process-terminated bending substrate, respectively. The size of the processed PEN substrate was 2 × 2 cm².

^z E-mail: sungmin@khu.ac.kr




Figure 1. (Color online) (a) Schematic cross-sectional diagram of the proposed F-MTFT. (b) Microscopic top-view of the fabricated F-MTFT with the structure of Au/P(VDF-TrFE)/Al₂O₃/ZnO/Ti/Au/Ti/Al₂O₃/PEN. The channel width and length are 40 and 20 μm, respectively. (c) A typical photo image of the PEN substrate under a bending situation. The substrate size is 2 × 2 cm².

All the electrical characteristics including programming and retention behaviors of the fabricated F-MTFT were evaluated in a dark box at room temperature using a semiconductor parameter analyzer (Agilent B1500A) equipped with pulse generation units. The variations in their characteristics under bending situations and repeated bending cycles with a given curvature radius (R) were measured by setting the specified configurations.

Results and Discussions

Figure 2a shows the drain current-gate voltage (I_{DS} - V_{GS}) characteristics and the gate leakage current of the fabricated F-MTFT at a drain voltage (V_{DS}) of 5.0 V. The gate width (W) and length (L) of the evaluated F-MTFT were 40 and 20 μm, respectively. The transfer curve showed a counterclockwise hysteresis for a double sweep mode of forward and reverse directions of V_{GS} . The turn-on voltage (V_{on}) of the F-MTFT, which can be defined as the V_{GS} where the I_{DS} starts to flow from the off state, was shifted owing to the ferroelectric field-effect of the P(VDF-TrFE) GI. This voltage shift of V_{on} in the ferroelectric-based MTFT is termed the memory window (MW). The MW was observed to be approximately 7.8 V for a V_{GS} sweep range from -14 to 12 V. If the programmed I_{DS} 's are read at a V_{GS} of 0 V, the memory margin between the on and off states would be obtained to be more than 8-orders-of magnitude. Furthermore, our F-MTFT also exhibited good TFT performances such as a high field-effect mobility of approximately 33.3 cm² V⁻¹ s⁻¹ and a sub-threshold swing (SS) of approximately 0.65 V/dec. The gate leakage currents could be suppressed to be lower than 10⁻¹¹ A, even though the device was fabricated on the plastic substrate using a low-temperature processes below 150 °C. It was also confirmed that the transfer characteristics did not change between the first and the second sweeps of a V_{GS} . This is an important point in that the transfer curves of the MTFT employing the ferroelectric P(VDF-TrFE) GI are markedly fluctuated if the fabrication processes are not totally optimized. Although only two repeated measurements of the transfer curves cannot guarantee the program endurance in device per-

formance, the undesirable variations in device characteristics during the repetitive operations could be easily examined even by performing only two successive sweeps for the F-MTFT. Therefore, it can be concluded that the proposed F-MTFT was well fabricated on the PEN substrate without any critical damage caused by fabrication processes. The variations in the MW at various sweep ranges of a V_{GS} were examined, as shown in Fig. 2b. The width of the MW gradually increased from 3.3 to 7.8 V when the V_{GS} sweep ranges were varied from -6 to 4 V to -14 to 12 V. The MW was obtained to be as wide as approximately 4.7 V even when the sweep range was -8 to 6 V. This indicates that our proposed F-MTFT can be operated and programmed with a sufficiently low voltage.

For the flexible memory applications, the variations in device behaviors against mechanical bending deformation need to be examined for the fabricated F-MTFT. Two concerns are related to the bending characteristics of our F-MTFT. The first issue is the mechanical strain effect on the ferroelectric behaviors of the P(VDF-TrFE), such as ferroelectric polarization and switching mechanism. We have confirmed that the mechanical strain applied to the P(VDF-TrFE) capacitor under the substrate bending situations do not make any critical influence on the ferroelectric properties such as remnant polarization, coercive field, and switching behaviors.²⁰ The second issue is the mechanical and/or electrical damage induced by bending strain to the ZnO channel layer. Because the inorganic oxide film has a brittle nature, mechanical failures of the TFT fabricated on the flexible substrate may be an important concern. There have been several reports on mechanical damages to amorphous-Si TFTs prepared on flexible substrates.^{21,22} Similar mechanical damage to inorganic gate dielectric buffer layer as thick as 350 nm was reported for the case of IGZO TFT when it was fabricated on 90-μm-thick polyimide substrate.²³ The fabrication process, overall thermal budget, and device structure should be carefully designed. The main difference of our proposed F-MTFT is a hybrid combination of polymeric GI and inorganic oxide channel.

The bending characteristics were examined for the same F-MTFT as investigated in Fig. 2, in which two series of




Figure 2. (Color online) (a) I_{DS} - V_{GS} characteristics and the gate leakage currents of the F-MTFT fabricated on the PEN substrate for a double sweep mode of forward and reverse directions of V_{GS} , in which the measurements of transfer characteristics were repeatedly performed. (b) Sets of I_{DS} - V_{GS} transfer curves when the V_{GS} sweep ranges were varied from -6 to 4 V to -10 to 12 V. The V_{DS} was set to be 5 V.

measurements were performed. The first test is related to the changes in device behaviors at the situations of substrate bending with a given R , which can be called “bending durability”. The second test is related to the degradation in device performance after a given numbers of repetitive bending operations, which can be called “bending fatigue endurance”. Figure 3a shows the bending durability by measuring I_{DS} - V_{GS} transfer characteristics and gate leakage currents when the substrate was bent with a R of 0.97 cm. The probing configuration for the bending durability test can be shown in Fig. 3b. The fabricated F-MTFT did not show so marked variations in its device behaviors of mobility, threshold voltage, and SS. The change in memory window at the bending situation was approxi-

mately 0.7 V at most. The off-state and gate leakage currents did not increase even at the bending situation.

It was also very encouraging that the overall device characteristics were not degraded after the bending fatigue endurance test until $20,000$ cycles, as shown in Fig. 3c, even though a very small reduction in the MW of the F-MTFT was observed as the increase in the number of bending fatigue cycles. In this evaluation, bending fatigue cycles were intentionally loaded by using a specially-designed bending machine shown in Fig. 3d. The R was set to 2.35 cm. The obtained results indicate that the proposed F-MTFT fabricated on the PEN substrate may sufficiently be available under bending situations for any flexible devices. Subsequent microscope inspection




Figure 3. (Color online) Variations of transfer characteristics and memory behaviors of the fabricated F-MTFT (a) under a substrate bending situation with a R of 0.97 cm and (c) after $20,000$ cycles of repetitive bending operations with a R of 2.35 cm. (b) A photo image of an electrical evaluation for the fabricated device when the PEN substrate was bent. (d) A typical photo image of the bending fatigue evaluation performed by a specially-designed bending machine.

after the bending test revealed that there were no cracks, deformation, and delamination of the constituent layers for the F-MTFT over the full area of PEN substrate. The organic-inorganic hybrid-type gate stack can be an apparent benefit not only to enhance the device performances but also to relax the mechanical strain for flexible applications. Although the electrical cycling endurance of the F-MTFT were not evaluated owing to the inconvenience of measurement system, the properties can be inferred from the data obtained for the P(VDF-TrFE) capacitors, because the cycling endurance is mainly related to the fatigue behaviors of the P(VDF-TrFE). The stable polarization switching was verified during 1×10^5 cycles,²⁴ which is comparable to the programming endurance of conventional flash memory.

Finally, the programming and retention behaviors of the fabricated F-MTFT were evaluated. The programming pulsing sequences are shown in Fig. 4a. In order to program the on state, an initial pulse of -8 V high was first applied to the gate to initialize the ferroelectric polarization of the P(VDF-TrFE) GI, then a 6 V high program pulse was applied. Similarly, for the case of the off state, an initial pulse of 6 V high and a program pulse of -8 V high were sequentially applied. The duration of program pulse is defined as a program time (t_{prog}), in which the t_{prog} was varied to 1 s and 100 ms in order to estimate the relationship between the available memory margin and the t_{prog} . Both memory states were detected by measuring the I_{DS} at a read-out V_{GS} of 0 V. Figure 4b shows the variation of programmed drain currents for the on and off states with time. The initial on/off ratio was only 8.0×10^3 and the memory margin almost disappeared during the retention phase when the t_{prog} was reduced to 100 ms. On the other hand, when the t_{prog} was set to 1 s, the on/off ratio was initially obtained to be approximately 6.6×10^5 and it remained to be approximately 130 after a lapse of 15,000 s. It was sufficiently encouraging to confirm the on/off ratio of higher than 2-orders-of magnitude for the F-MTFT fabricated on the PEN substrate at lower temperature even after a lapse of 4 h. However, the programming and retention behaviors should be much more improved for practical flexible memory applications.

The typical retention times of the previously reported MTFT employing the polymeric ferroelectric GI and oxide channel are in the range of several hours even when they were fabricated on the glass substrate.²⁵⁻²⁷ The main reasons for the retention degradation can be classified into several origins such as an intrinsic depolariza-

tion field,²⁸ a gate leakage component, an interface quality,¹⁸ and/or an n-type nature of the P(VDF-TrFE).²⁹ Some approaches to improve the insulating property of P(VDF-TrFE) by blending PMMA³⁰ and to optimize the interface controlling layer³¹ have been tried to enhance the retention performance. One more concern is that the obtained programming characteristics were sensitively dependent on the program time (program pulse width), which has a direct influence on the programming speed of the F-MTFT. The retention time and program speed are closely associated each other.³² It may be an important trade-off for practical flexible memory applications that a long-time programming is definitely preferable to obtain a longer retention time. We have recently confirmed that the dual-gate configuration can be a very effective prescription to improve both requirements of the program speed and data retention time.³³

Conclusions

In this work, we proposed and demonstrated the flexible nonvolatile MTFT employing the ferroelectric copolymer GI and oxide semiconductor active channel as a memory component for the flexible-type electronic devices. The device structure was designed to be Au/150 nm P(VDF-TrFE)/6 nm Al_2O_3 /10 nm ZnO/Ti/Au/Ti/PEN. The memory characteristics of the fabricated F-MTFT were evaluated, in which a 7.8 V memory window and 8-orders-of magnitude on/off ratio were successfully obtained. These characteristics did not experience so marked degradations at the bending situation with a R of 0.97 cm and after the repetitive bending of 20,000 cycles. We can conclude from the obtained results that our proposed hybrid-type F-MTFT can be a suitable candidate for an embeddable memory device to realize the low-cost flexible electronic applications.

Acknowledgments

This research was supported by Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by Ministry of Education, Science and Technology (2011-0008716). The authors thank Dr. Soon-Won Jung of ETRI for his help in performing the coating process of the P(VDF-TrFE) and Mr. Himchan Oh of ETRI for his help in depositing the Al_2O_3 layers.

References

1. J. S. Park, T. W. Kim, D. Stryakhilev, J. S. Lee, S. G. An, Y. S. Pyo, D. B. Lee, Y. G. Mo, D. U. Jin, and H. K. Chung, *Appl. Phys. Lett.*, **95**, 013503 (2007).
2. M. Jung, J. Kim, J. Noh, N. Kim, C. Kim, G. Lee, J. Kim, H. Kang, K. Jung, A. D. Leonard, et al., *IEEE Trans. Electron Devices*, **57**, 571 (2010).
3. K. L. Lin and K. Jain, *IEEE Electron Device Lett.*, **30**, 14 (2009).
4. U. Zschieschang, F. Ante, T. Yamamoto, K. Takamiya, H. Kuwabara, M. Ikeda, T. Sekitani, T. Someya, K. Kerm, and H. Klauk, *Adv. Mater.*, **22**, 982 (2010).
5. T. Sekitani, H. Nakajima, H. Maeda, T. Fukushima, T. Aida, K. Hata, and T. Someya, *Nature Mater.*, **8**, 494 (2009).
6. T. Sekitani, K. Zaitzu, Y. Noguchi, K. Ishibe, M. Takamiya, T. Sakurai, and T. Someya, *IEEE Trans. Electron Devices*, **56**, 1027 (2009).
7. N. Ueda, Y. Ogawa, K. Tanaka, K. Yamamoto, and Y. Yamauchi, *SID Int. Symp. Digest Tech. Papers*, **41**, 615 (2010).
8. C. H. Cheng, F. S. Yeh, and A. Chin, *Adv. Mater.*, **23**, 902 (2011).
9. Y. Ji, B. Cho, S. Song, T. W. Kim, M. Choe, Y. H. Khang, and T. Lee, *Adv. Mater.*, **20**, 2325 (2008).
10. S. H. Lim, A. C. Rastogi, and S. B. Desu, *J. Appl. Phys.*, **96**, 5673 (2004).
11. S. J. Kang, I. Bae, Y. J. Park, T. H. Park, J. Sung, S. C. Yoon, K. H. Kim, D. H. Choi, and C. Park, *Adv. Funct. Mater.*, **19**, 1609 (2009).
12. H. S. Nalwa, *Ferroelectric Polymers: Chemistry, Physics and Applications*, Marcel Dekker, New York (1995).
13. T. Furukawa, *Phase Transitions*, **18**, 143 (1989).
14. S. J. Kang, Y. J. Park, I. Bae, K. J. Kim, H. C. Kim, S. Bauer, E. L. Thomas, and C. Park, *Adv. Funct. Mater.*, **19**, 2812 (2009).
15. R. C. G. Naber, P. W. M. Blom, G. H. Gelinck, A. W. Marsman, and D. M. Leeuw, *Adv. Mater.*, **17**, 2692 (2005).
16. K. Nomura, H. Ohta, A. Takagi, T. Kamiya, M. Hirano, and H. Hosono, *Nature (London)*, **432**, 488 (2004).
17. J. K. Jeong, H. W. Yang, J. H. Jeong, Y. G. Mo, and H. D. Kim, *Appl. Phys. Lett.*, **93**, 123508 (2008).
18. S. M. Yoon, S. H. Yang, S. W. Jung, C. W. Byun, S. H. K. Park, C. S. Hwang, G. G. Lee, E. Tokumitsu, and H. Ishiwaru, *Appl. Phys. Lett.*, **96**, 232903 (2010).
19. S. M. Yoon, S. Yang, C. Byun, S. H. K. Park, D. H. Cho, S. W. Jung, O. S. Kwon, and C. S. Hwang, *Adv. Funct. Mater.*, **20**, 921 (2010).




Figure 4. (Color online) (a) The pulsing sequences for programming the on and off states. (b) Data retention behaviors of the fabricated F-MTFT as the changes in programmed I_{DS} with a lapse of 15,000 s. The on and off states were programmed by applying the voltage pulses of 6 and -8 V, respectively. The t_{prog} was varied to 1 s and 100 ms.

20. S. M. Yoon, S. W. Jung, S. Yang, S. H. Ko Park, B. G. Yu, and H. Ishiware, *Curr. Appl. Phys.*, In press.
21. Z. Chen, B. Cotterell, W. Wang, E. Guenther, and S. J. Chua, *Thin Solid Films*, **394**, 201 (2001).
22. H. Gleskova, S. Wagner, and Z. Suo, *Appl. Phys. Lett.*, **75**, 3011 (1999).
23. J. S. Park, T. W. Kim, D. Stryakhilev, J. S. Lee, S. G. An, Y. S. Pyo, D. B. Lee, Y. G. Mo, D. U. Jin, and H. K. Chung, *Appl. Phys. Lett.*, **95**, 013503 (2009).
24. J. W. Yoon, S. M. Yoon, and H. Ishiware, *Jpn. J. Appl. Phys.*, **49**, 030201 (2010).
25. S. H. Noh, W. Choi, M. S. Oh, D. K. Hwang, K. Lee, S. Im, S. Jang, and E. Kim, *Appl. Phys. Lett.*, **90**, 253504 (2007).
26. C. H. Park, G. Lee, K. H. Lee, S. Im, B. H. Lee, and M. M. Sung, *Appl. Phys. Lett.*, **95**, 153502 (2009).
27. K. H. Lee, G. Lee, K. Lee, M. S. Oh, S. Im, and S. M. Yoon, *Adv. Mater.*, **21**, 4287 (2009).
28. S. M. Yoon, S. H. Yang, S. H. K. Park, S. W. Jung, D. H. Cho, C. W. Byun, S. Y. Kang, C. S. Hwang, and B. G. Yu, *J. Phys. D*, **42**, 245101 (2009).
29. J. Xiao, A. Sokolov, and P. A. Dowben, *Appl. Phys. Lett.*, **90**, 242907 (2007).
30. S. Fujisaki, H. Ishiware, and H. Fujisaki, *Appl. Phys. Express*, **1**, 081801 (2008).
31. C. H. Park, K. H. Lee, B. L. Lee, M. M. Sung, and S. Im, *J. Mater. Chem.*, **20**, 2638 (2010).
32. S. M. Yoon, S. H. Yang, C. W. Byun, S. H. Ko Park, S. W. Jung, D. H. Cho, S. Y. Kang, C. S. Hwang, and H. Ishiware, *Jpn. J. Appl. Phys.*, **49**, 04DJ06 (2010).
33. S. M. Yoon, S. Yang, M. K. Ryu, C. W. Byun, S. W. Jung, S. H. Ko Park, C. S. Hwang, and K. I. Cho, *IEEE Trans. Electron Devices*, In press.