

## **Solution-Processed Zinc Indium Oxide Transparent Nonvolatile Memory Thin-Film Transistors with Polymeric Ferroelectric Gate Insulator**

Sung-Min Yoon,<sup>a,b[,z](#page-0-0)</sup> Shin-Hyuk Yang,<sup>b</sup> Soon-Won Jung,<sup>b</sup> Chun-Won Byun,<sup>b</sup> Sang-Hee Ko Park,<sup>b</sup> Chi-Sun Hwang,<sup>b</sup> and Hiroshi Ishiwara<sup>a[,\\*](#page-0-1)</sup>

*a Tokyo Institute of Technology, Yokohama 226-8502, Japan b Convergence Components and Material Research Laboratory, Electronics and Telecommunications Research Institute, Daejeon 305-700, Korea*

A solution-process-based nonvolatile memory thin-film transistor (MTFT) was demonstrated to realize simple and low cost memory devices for future large-area electronics. The semiconducting active channel of zinc indium oxide (ZIO) and a gate insulator of poly(vinylidene fluoride trifluoroethylene) [P(VDF-TrFE)] were prepared by a spin-coating method using corresponding precursor solutions. The obtained ZIO film was amorphous and showed an excellent transmittance  $(-90%)$  in the visible range. The MTFT showed a turn-on voltage shift originating from the ferroelectric nature of P(VDF-TrFE), a field-effect mobility of 3.3 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>, and a subthreshold swing of 0.86 V/dec with an on/off current ratio of 8.4  $\times$  10<sup>6</sup>.  $© 2010$  The Electrochemical Society. [DOI: 10.1149/1.3312900] All rights reserved.

Manuscript submitted December 8, 2009; revised manuscript received January 14, 2010. Published February 25, 2010.

The thin-film transistor (TFT) with nonvolatile memory function can be one of the key devices to realize highly functionalized, large-area electronic systems such as an active matrix display panel<sup>1[,2](#page-2-1)</sup> and various sensor applications.<sup>3,[4](#page-2-3)</sup> These memory thin-film transistors (MTFTs) have features of mechanical flexibility and transparency in the visible range. For these fields, the employment of a solutionbased process is very desirable because it provides us many advantages such as a simpler process, lower cost, and higher throughput compared to the conventional vacuum-deposition-based methods. The MTFT composed of a ferroelectric gate insulator (GI) and an oxide semiconducting channel is a good approach. Because a relatively high crystallization temperature required for the sol–geldriven oxide ferroelectric films such as  $Pb(Zr, Ti)O_3$  may restrict the scope of process window and applications,  $5-7$  $5-7$  the use of a ferroelectric copolymer is more acceptable.

A typical ferroelectric copolymer of poly(vinylidene fluoride trifluoroethylene) [P(VDF-TrFE)] can be formed by means of a simple spin-coating method and crystallized at a lower temperature<br>of around 140°C.<sup>8[,9](#page-2-7)</sup> Although the P(VDF-TrFE) has been employed with various organic semiconductor to fabricate such MTFTs,<sup>10-[12](#page-2-9)</sup> the change of the active channel into the oxide semiconductor can be a good choice in obtaining higher mobility and better stability in device behaviors. Various oxide-based TFTs have been fabricated by a solution-based process using  $ZnO$ ,  $^{13,14}$  $^{13,14}$  $^{13,14}$  zinc tin oxide,  $^{15,16}$  $^{15,16}$  $^{15,16}$  indium gallium zinc oxide,  $17,18$  $17,18$  indium zinc oxide (IZO),  $19,20$  $19,20$  and aluminum indium oxide.<sup>21</sup> News that a prototype active matrix organic light emitting diode display panel using solution-processed IZO TFT was demonstrated is also very encouraging[.22](#page-2-19) However, the combination of spin-coated P(VDF-TrFE) ferroelectric GI with the solutionprocessed oxide semiconducting channel has seldom been attempted for the promising candidate of embeddable nonvolatile memory device for large-area electronics, although there have been only a few articles on the MTFTs using sputtered or atomic-layer deposited ZnO active layers.  $23,24$  $23,24$ 

In this article, we present the MTFTs fabricated using the solution-processed, amorphous Zn-rich phase of zinc indium oxide (ZIO) active channel and P(VDF-TrFE) GI. Good transistor behaviors and nonvolatile memory operations of the ZIO MTFT were demonstrated.

ZIO precursor solution was prepared by diluting and blending the commercial metallorganic solutions of ZnO (SYM-ZN20, 2 M) and  $In_2O_3$  (SYM-IN02, 0.2 M), which were synthesized by Kojundo Chemical Laboratory. Co. *n*-Butyl acetate [CH<sub>3</sub>COO(CH<sub>2</sub>)<sub>3</sub>CH<sub>3</sub>, CAS-no. 123-86-4] was employed as the solvent for the dilution process. The final solution concentration of 0.2 M was chosen by considering the viscosity and wetting events on the glass substrates. Dilution and blending were performed at 60°C for more than 1 h with stirring. The molar ratio of the ZIO solution was adjusted to be 5:1 (Zn:In). The resulting solution was filtered through a  $0.45~\mu m$ syringe filter (cellulose) and then deposited on the substrates by a spin-coating method at 2500 rpm for 20 s. The crystallinity of the prepared film was investigated by using X-ray diffraction XRD, Rigaku RU-200BH) with Cu K $\alpha$  radiation (40 kV/60 mA) at a scan rate of 2°/min. The optical transmission spectrum was measured by a UV spectrophotometer (Shimadzu UV-1800).

We fabricated a bottom-gate ZIO TFT with a conventional  $Al_2O_3$ GI and a top-gate MTFT with P(VDF-TrFE) ferroelectric GI for comparison. An indium tin oxide (ITO)-coated glass substrate was employed for the fabrication of both TFTs, on which 150 nm thick ITO was patterned into the gate and source/drain (S/D) electrodes for the bottom- and top-gate TFTs, respectively. For the bottom-gate TFT, 80 nm thick  $\text{Al}_2\text{O}_3$  GI was deposited at 200 $\textdegree$ C by the atomic layer deposition method using trimethylaluminum and water vapor as Al and  $O_2$  sources, correspondingly. Via-holes for the contact with the ITO gate were formed by wet etching of the  $Al_2O_3$  layer. The ZIO thin film was formed by using the previously prepared precursor solution on the  $Al_2O_3$  GI layer. The thickness of the film could be controlled by the repetitive coating process, and the resultant film thickness was approximately 40 nm after twice coating. After the gate patterning of the ZIO channel region using a diluted hydrochloric acid-based etchant, the annealing process was carried out at 400°C for 1 h in an oxygen ambient Finally, the Al film was deposited by a thermal evaporation method and patterned via a liftoff process for the S/D electrodes and gate pads. Figure [1a](#page-1-0) and [b](#page-1-0) shows a cross-sectional schematic diagram and a photograph of the fabricated bottom-gate solution-processed ZIO TFT, respectively.

For the MTFT, the ZIO thin film was deposited on the S/D patterned substrate by using the same process that was used for the bottom-gate TFT fabrication. After the channel patterning and thermal annealing processes (at  $400^{\circ}$ C for 1 h in an  $O_2$  ambient) of the ZIO layer, a P(VDF-TrFE) film was deposited by a spin-coating method using a 3 wt % diluted solution of P(VDF-TrFE) (70/30 mol %, VF2-TRFE, Solvay Solexis) in methyl ethyl ketone. The prepared film was crystallized by performing the annealing process at 140°C for 1 h. The resultant film thickness was approximately 150 nm. The given areas of P(VDF-TrFE) were removed to form the S/D contacts by the etching process using  $O_2$  plasma. Similarly, the gate electrode and S/D pads were finally formed by the deposition and patterning of Al film. Figure [1c](#page-1-0) and [d](#page-1-0) shows a cross-sectional sche-Electrochemical Society Active Member.<br><sup>2</sup> E-mail: sungmin@etri.re.kr<br><sup>2</sup> E-mail: sungmin@etri.re.kr

H141

<span id="page-0-1"></span><span id="page-0-0"></span><sup>z</sup> E-mail: sungmin@etri.re.kr

<span id="page-1-0"></span>

**Figure 1.** (Color online) [(a) and (c)] Schematic cross-sectional diagrams and  $[$ (b) and (d)] photographs of the bottom-gate ZIO TFT using  $Al_2O_3$  GI and the top-gate ZIO TFT using P(VDF-TrFE) GI, respectively. The gate widths and lengths of both TFTs were 20 and 10  $\mu$ m, respectively.

based ferroelectric MTFT, respectively. The electrical characteristics of both TFTs were evaluated using a semiconductor parameter analyzer (HP4156C) in a dark box at room temperature.

Figure [2a](#page-1-1) shows the optical transmission spectra of the ZIO films prepared at different temperatures on the glass substrate. The solution-processed ZIO films exhibited a high transmittance of more than 90% in the visible range (400–700 nm), which was almost the same as that of the bare glass substrate. The transmittance of the ZIO film annealed at 400°C was observed to be better than that of the film dried at 250°C. This improvement of transmittance may originate from the complete removal of organic residue and the slight increase in crystallinity when the film was thermally treated at 400°C. The transparency of the film can also be confirmed from the top view of the optical image of the ZIO film, as shown in the inset of Fig. [2a.](#page-1-1)

The crystalline phases of the ZIO films were investigated by XRD patterns, as shown in Fig. [2b,](#page-1-1) in which the film thickness was increased to approximately 100 nm to clearly confirm the changes in crystallinity for films prepared at different annealing temperatures. The XRD patterns did not show any distinct peaks, such as  $ZnO(100)$  at  $2\theta = 31.7^\circ$ ,  $ZnO(002)$   $2\theta = 34.4^\circ$ ,  $ZnO(101)$   $2\theta$  $= 36.2^{\circ}$  (JCPDS file no. 36-1451), In<sub>2</sub>O<sub>3</sub>(222) 2 $\theta = 30.6^{\circ}$ , and  $\text{In}_2\text{O}_3(400)$  2 $\theta = 35.5^{\circ}$  (JCPDS file no. 06-0416) even for the 400°C annealed film. This indicates that the solution-processed ZIO films are essentially amorphous. It is likely that the addition of 17 mol % In into ZnO suppressed the progress of crystallization of ZnO, considering that pure ZnO is easily crystallized at a relatively low annealing temperature.

<span id="page-1-2"></span>

**Figure 3.** (Color online) (a)  $I_d$ - $V_g$  transfer characteristics and (b)  $I_d$ - $V_d$  output characteristics of the fabricated bottom-gate solution-processed ZIO TFT  $(W/L = 40/20 \mu m)$ . The gate leakage current is also plotted in (a).

Figure  $3a$  shows the drain current  $(I_d)$ –gate voltage  $(V_g)$  transfer curves for the fabricated bottom-gate ZIO TFT. Transfer curves were measured in the double sweep mode at two drain voltages  $(V_d$ 's) of 1.0 and 20.0 V for the TFTs with the gate width  $(W)$  and length  $(L)$ of 40 and 20  $\mu$ m, respectively. The off current was defined to be as low as  $10^{-13}$  A and the on/off ratio in  $I_d$  amounted to more than  $10^8$ at the  $V_d$  of 20 V. The gate leakage current was also sufficiently low  $(10^{-11}$  A) even at the  $V_g$  of 30 V. The field-effect mobility at the saturation regime and the subthreshold swing (SS) were estimated to be approximately 1.3 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> and 0.92 V/dec, respectively. These values are comparable to those reported for other TFTs using solution-processed oxide active channels. The hysteresis observed in the transfer curves between forward and reverse directions in  $V<sub>o</sub>$ sweep was ascribed to the degradation of interface between the ZIO channel and  $Al_2O_3$  GI layers, which might result from the relatively high process temperature of 400°C for the ZIO film deposited on the GI layer. The clockwise direction of hysteresis typically indicated that charge trapping/detrapping process occurred at or near the interface between the ZIO active and GI layers. Figure [3b](#page-1-2) shows the drain current  $(I_d)$ –drain voltage  $(V_d)$  output characteristics when the  $V_{\sigma}$  was varied from  $-15$  to 30 V. The TFT exhibited good ohmic behaviors in the linear region without current crowding. Excellent gate modulation and hard saturation behaviors were also confirmed for the saturation region, which is very desirable for the most practical applications.

Based on these basic investigations on the ZIO film prepared by the solution process, we characterized the transistor and memory behaviors of the fabricated top-gate ZIO MTFT with the *W* and *L* of 40 and 20  $\mu$ m, respectively. Figure [4a](#page-1-3) shows the sets of  $I_d$ - $V_g$  transfer curves with the variation in  $V_g$  sweep ranges. A counterclockwise

<span id="page-1-1"></span>

Figure 2. (Color online) (a) Optical transmittance spectra of the solutionprocessed ZIO film prepared at different temperatures of 250 and 400°C. Transmittance of the bare glass is also plotted. The inset shows a top view of optical image of the ZIO film. The substrate size was  $2 \times 2$  cm. (b) XRD patterns for the ZIO film treated at various temperatures of 250, 300, and 400°C.

<span id="page-1-3"></span>

**Figure 4.** (Color online) Sets of  $I_d$ - $V_g$  transfer curves of the fabricated topgate ZIO ferroelectric MTFT  $(W/L = 40/20 \mu m)$  (a) at the  $V_d$  of 5 V when the  $V<sub>g</sub>$  sweep ranges increased from  $-10$  to 10 V to  $-20$  to 20 V, and (b) when the  $V<sub>d</sub>$  was varied to 1, 5, and 10 V.

direction hysteresis in the transfer characteristics was clearly observed for all curves. These shifts in the turn-on voltage of the MTFT  $(V_{\text{on}})$ , which was defined as the voltage when the  $I_{\text{d}}$  jumped up from the off state, resulted from the ferroelectric remnant polarization of the P(VDF-TrFE) GI layer. The memory window (voltage width of  $V_{\text{on}}$  shift) was observed to increase from 4.6 to 14.2 V when the  $V_g$  sweep ranges increased from  $-10$  to 10 V to  $-20$  to 20 V. It was also very desirable that the obtained memory window was located with centering around 0 V in  $V_g$ . Therefore, we do not need any additional bias condition for the read-out operation to maximize the memory margin. The gate leakage current was confirmed to be lower than 10−11 A. The field-effect mobility, SS, and the on/off ratio in  $I_d$  were typically obtained to be 3.3 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>, 0.86 V/dec, and  $8.4 \times 10^6$ , respectively. It was also confirmed that the  $I_d$ 's were accurately amplified with the increase in  $V_d$  without critical changes in memory window and *V*on in the transfer characteristics, as shown in Fig. [4b.](#page-1-3) If the obtained hysteretic behaviors dominantly originate from the undesirable ion-drift or mobile charges, the width of the memory window and the  $V_{on}$  inevitably experience a series of fluctuation during the continuously performed  $I_d$ - $V_g$  evaluations.

The retention and endurance characteristics are also very important for these nonvolatile memory devices. We evaluated the programming and retention behaviors of the fabricated MTFT (not shown here). The programming operations were confirmed to be normally conducted when the programming voltage pulses of more than 15 V were applied to the device. The memory on/off ratio was initially obtained to be approximately  $5 \times 10^5$  when the voltage pulses with  $\pm 20$  V and 990 ms were applied for the programming of on and off states, and it still remained to be more than 500 even after 10 h. The endurance against the repetitive rewriting operations could be expected to be more than  $10<sup>7</sup>$  cycles. These characteristics evidently indicated that our MTFT has excellent performance, of which the gate stack was composed of solution-based ferroelectric copolymer GI and oxide semiconducting channel layers.

In summary, we reported the fabrication of nonvolatile MTFT using a solution-process-based organic–inorganic hybrid-type gate structure composed of ZIO active channel and P(VDF-TrFE) GI layers. The ZIO film prepared by a precursor solution was highly transparent ( $\sim$ 90%) in the visible range and was observed to be amorphous at annealing temperatures up to 400°C. The feasibility of the prepared ZIO film as a channel material for a TFT was well confirmed by the fabrication of the conventional bottom-gate TFT with the structure of Al  $(S/D)/40$  nm ZIO/80 nm Al<sub>2</sub>O<sub>3</sub>/ITO (gate), in which the field-effect mobility of 1.3 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>, SS of 0.92 V/dec, on/off ratio of more than  $10^8$ , and good saturation behaviors in  $I_d$  were obtained. The MTFT fabricated with the gate structure of Al/150 nm P(VDF-TrFE)/40 nm ZIO showed a ferroelectric fieldeffect-driven memory window in its transfer characteristic. The memory window at  $V_g$  sweep of  $\pm 15$  V, field-effect mobility, SS, and on/off ratio were obtained to be 9.6 V, 3.3 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>, 0.86

V/dec, and  $8.4 \times 10^6$ , respectively. This work successfully demonstrated a simple and low cost solution process to fabricate high performance embeddable nonvolatile memory devices for various large-area electronic systems.

## **Acknowledgments**

This work was partly supported by the IT R&D program of MKE/KEIT (2006-S079-04, Smart window with transparent electronic devices). The authors thank Professor Eisuke Tokumitsu of Tokyo Institute of Technology, Japan for his help in using the UV spectrophotometer to measure the transmittance.

*Electronics and Telecommunication Research Institute assisted in meeting the publication costs of this article.*

## **References**

- 1. J. S. Park, T. W. Kim, D. Stryakhilev, J. S. Lee, S. G. An, Y. S. Pyo, D. B. Lee, Y. G. Mo, D. U. Jin, and H. K. Chung, *Appl. Phys. Lett.*, 95, 013503 (2009).
- 2. P. Görrn, M. Sander, J. Meyer, M. Kröger, E. Becker, H. H. Johannes, W. Kowalsky, and T. Riedl, *Adv. Mater.*, **18**, 738 2006-
- <span id="page-2-0"></span>sky, and T. Riedl, Adv. Mater., 18, 738 (2006).<br>3. T. Someya, Y. Kato, S. Iba, Y. Noguchi, T. Sekitani, H. Kawaguchi, and T. Sakurai, IEEE Trans. Electron Devices, 52, 2502 (2005).
- K. L. Lin and K. Jain, *IEEE Electron Device Lett.*, 30, 14 (2009)
- <span id="page-2-2"></span><span id="page-2-1"></span>. 5. I. Titkov, I. Pronin, L. Delimova, I. Liniichuk, and I. Grekhov, *Thin Solid Films*, **515**, 8748 (2007).
- <span id="page-2-4"></span><span id="page-2-3"></span>6. E. Cagin, D. Y. Chen, J. J. Siddiqui, and J. D. Phillips, *J. Phys. D*, **40**, 2430 (2007). 7. L. Liao, H. J. Fan, B. Yan, Z. Zhang, L. L. Chen, B. S. Li, G. Z. Xing, Z. X. Shen,
- T. Wu, X. W. Sun, et al., *ACS Nano*, 3, 700 (2009). 8. K. Müller, D. Mandal, K. Henkel, I. Palouma, and D. Schmeisser, *Appl. Phys. Lett.*,
- <span id="page-2-5"></span>93, 112901 (2008). 9. T. Nakajima, Y. Takahashi, and T. Furukawa, *Appl. Phys. A: Mater. Sci. Process.*,
- <span id="page-2-6"></span>**91**, 33 (2008). 10. R. C. G. Naber, C. Tanase, P. W. M. Blom, G. H. Gelinck, A. W. Marsman, F. J.
- <span id="page-2-7"></span>Touwslager, S. Setayesh, and D. M. de Leeuw, *Nature Mater.*, **4**, 243 (2005).<br>11. S. J. Kang, I. Bae, Y. J. Park, T. H. Park, J. Sung, S. C. Yoon, K. H. Kim, D. H.
- <span id="page-2-8"></span>Choi, and C. Park, *Adv. Funct. Mater.*, **19**, 1609 (2009). 12. T. Sekitani, K. Zaitsu, Y. Noguchi, K. Ishibe, M. Takamiya, T. Sakurai, and T.
- Someya, *IEEE Trans. Electron Devices*, **56**, 1027 (2009). 13. C. S. Li, Y. N. Li, Y. L. Wu, B. S. Ong, and R. O. Loutfy, *J. Phys. D*, **41**, 125102  $(2008).$
- <span id="page-2-9"></span>14. C. Yang, K. Hong, J. Jang, D. S. Chung, T. K. An, W. S. Choi, and C. E. Park, Nanotechnology, 20, 465201 (2009).
- <span id="page-2-10"></span>15. Y. J. Chang, D. H. Lee, G. S. Herman, and C. H. Chang, *Electrochem. Solid-State* Lett., **10**, H135 (2007).
- <span id="page-2-11"></span>16. S. K. Park, Y. H. Kim, H. S. Kim, and J. I. Han, *Electrochem. Solid-State Lett.*, **12**, H256 (2009).
- <span id="page-2-12"></span>17. G. H. Kim, H. S. Shin, B. D. Ahn, K. H. Kim, W. J. Park, and H. J. Kim, *J. Electrochem. Soc.,* **156**, H7 (2009).
- <span id="page-2-14"></span><span id="page-2-13"></span>18. J. H. Lim, J. H. Shim, J. H. Choi, J. Joo, K. Park, H. Jeon, M. R. Moon, D. Jung, H. Kim, and H. J. Lee, *Appl. Phys. Lett.*, 95, 012108 (2009). 19. D. H. Lee, Y. J. Chang, G. S. Herman, and C. H. Chang, *Adv. Mater.*, **19**, 843
- <span id="page-2-15"></span> $(2007).$
- 20. C. G. Choi, S. J. Seo, and B. S. Bae, *Electrochem. Solid-State Lett.*, 11, H7 (2008).
- <span id="page-2-16"></span>21. Y. H. Hwang, J. H. Jeon, S. J. Seo, and B. S. Bae, *Electrochem. Solid-State Lett.*, **12**, H336 2009-. 22. M. K. Ryu, K. B. Park, J. B. Seon, J. Park, I. S. Kee, Y. G. Lee, and S. Y. Lee, *SID*
- <span id="page-2-18"></span><span id="page-2-17"></span>Int. Symp. Digest Tech. Papers, 1, 188 (2009). 23. K. H. Lee, G. Lee, K. Lee, M. S. Oh, S. Im, and S. M. Yoon, *Adv. Mater.*, **21**, 4287
- <span id="page-2-21"></span><span id="page-2-20"></span><span id="page-2-19"></span> $(2009).$ 24. S. M. Yoon, S. Yang, S. H. Ko Park, S. W. Jung, C. W. Byun, D. H. Cho, S. Y.

Kang, C. S. Hwang, and B. G. Yu, *J. Phys. D*, 42, 245101 (2009).