

## Effect of a rapid thermal annealing process on the electrical properties of an aluminum-doped indium zinc tin oxide thin film transistor

## Yunyong Nam<sup>1</sup>, Jong-Heon Yang<sup>2</sup>, Pilseong Jeong<sup>3</sup>, Oh-Sang Kwon<sup>2</sup>, Jae-Eun Pi<sup>2</sup>, Sung Haeng Cho<sup>2</sup>, Chi-Sun Hwang<sup>2</sup>, Jeahan Ahn<sup>1</sup>, Sanghyun Ji<sup>3</sup>, and Sang-Hee Ko Park<sup>\*,1</sup>

<sup>1</sup> Smart & Soft Materials and Devices Laboratory (SSMD), Korea Advanced Institute of Science and Technology (KAIST), 291 Daehak-ro, Yuseong-gu, Daejeon 34141, Korea

<sup>2</sup> ICT Materials and Components Research Laboratory, Electronics and Telecommunications Research Institute (ETRI), 218 Gajeong-ro, Yuseong-gu, Daejeon 34129, Korea

<sup>3</sup> AP Systems Corp., 15-5 Dongtansandan 8-gil, Dongtanmyeon, Hwaseong-si, Gyeonggi-do 445-811, Korea

Received 5 July 2016, revised 28 August 2016, accepted 29 August 2016 Published online 13 September 2016

**Keywords** back-channel etching, microwave photoconductivity decay, oxide thin film transistors, rapid thermal annealing, stability, transmission line method

\* Corresponding author: e-mail shkp@kaist.ac.kr, Phone: +82-42-350-3316, Fax: +82-42-350-3310

We report the effect of a rapid thermal annealing process (RTP) on the electrical properties of an aluminum-doped indium zinc tin oxide (Al-IZTO) thin film transistor (TFT) with a back-channel etched (BCE) structure. First, the RTP temperatures were varied from 250 to 350 °C, and their effect on Al-IZTO TFT was investigated. The 250 °C RTP produced the best transfer characteristics (subthreshold swing = 0.11 V/dec, hysteresis = -0.25 V, and mobility =  $26.42 \text{ cm}^2 \text{ V}^{-1} \text{s}^{-1}$ ), and as the temperature increased, the TFTs showed slightly degraded properties in hysteresis and subthreshold swing. Through the transmission line method (TLM), the channel shortening effect and contact properties according to the annealing temperature were studied. The reliability against a

negative gate bias stress under illumination (NBIS) was also analyzed. At high RTP temperature (>300 °C), stability under NBIS was considerably improved, and the 350 °C RTP device showed turn-on voltage shift of -1.7 V. The microwave photoconductivity decay ( $\mu$ -PCD) method revealed that the RTP effectively reduced shallow localized states, which enhanced the NBIS stability at high temperature. Finally, the RTP was compared with the conventional furnace process at the same temperature in terms of transfer characteristics and uniformity. Even with a much shorter process time for the RTP, Al-IZTO TFTs exhibited similar or better transfer properties and uniformity to or than the furnace annealing.

© 2016 WILEY-VCH Verlag GmbH & Co. KGaA, Weinheim

**1 Introduction** Amorphous oxide semiconductors (AOSs) have been intensively researched for their use in switching and driving thin film transistors (TFTs) thanks to their excellent properties, such as high mobility, low off-current, and large area processibility. After the first AOS TFT using a-IGZO was reported by Hosono group in 2004 [1], various AOSs including a-IZO, a-ZTO, and a-IZTO were investigated [2–4]. In addition, to achieve high performance oxide TFTs, different approaches by modifications of active channel structure such as double-channel and vertical-channel were also developed [5, 6].

The most simple and effective method to improve the properties of oxide TFTs is post-treatment. In many studies, plasma treatment utilizing N<sub>2</sub>O-plamsa [7, 8], O<sub>2</sub> plasma [9, 10], and Ar plasma [11, 12] and post-annealing [13–16] resulted in the improvement of electrical properties such as mobility as well as reliability owing to the reduction of interface and bulk defects. For the post-annealing process, the devices are thermally annealed at a temperature above 250 °C in a vacuum, N<sub>2</sub>, or air conditions. During such an annealing process, thermal energy activates and stimulates structural recovery and relaxation of chemical bonds,

## Wiley Online Library

(2 of 7) 1600490

resulting in densification of the film [16]. Additionally, recent studies revealed that thermal annealing could effectively diminish trap sites in the channel region [17, 18], resulting in the improvement of stability under gate bias stress. In addition to the traditional thermal annealing, some interesting methods such as wet annealing [19], wet  $O_2$  annealing [18], and high-pressure annealing [20] were also introduced to compare the annealing effects scrupulously.

In general, the thermal annealing process is performed using a furnace or an oven, which takes a long time due to the slow heating/cooling rate and long annealing time. This gives rise to some disadvantages, such as a high thermal budget and long manufacturing period. In addition, as the size of the substrate becomes larger and the mobility of the TFT increases, the problem of temperature uniformity comes up. To solve such side effects, alternative annealing methods have been adopted for fabricated oxide TFTs: rapid-thermal annealing process (RTP) [15, 21] and microwave annealing [22], and pulse UV light annealing [23]. Among them, the RTP is a promising technique due to its intrinsic advantages, including short process time and precise control of the heating/cooling rate and temperature. Notwithstanding frequent uses of the RTP in many studies, however, there have only been a few studies on the effect of RTP on the electrical properties and uniformity of oxide TFTs.

In this work, we investigated the effect of RTP on the electrical properties of high mobility aluminum-doped indium zinc tin oxide (AI-IZTO) TFTs. AI-IZTO TFTs with a back-channel etched (BCE) structure were prepared, and they were annealed using the RTP at various temperatures ( $250-350 \degree C$ ). We studied the electrical performances, including the transfer characteristics, channel shortening effect, contact properties, and stability under negative bias illumination stress (NBIS).

**2 Experimental** The oxide thin film transistors with a BCE structure were fabricated (inset in Fig. 1(a)). The Mo gate electrode (150 nm) was deposited by sputtering on a glass substrate and patterned. For the gate insulator, a  $SiO_2$ layer with a thickness of 200 nm was formed by a plasmaenhanced chemical vapor deposition (PE-CVD) method at temperature of 380 °C. Then, active layer deposition of Al-doped In-Zn-Sn-O (Al-IZTO) was performed by RF sputtering with a  $Ar/O_2$  gas ratio of 8:2. The thickness of the Al-IZTO layer was set at 30 nm. The 150 nm-thick Mo was sputtered for the source/drain electrode and patterned after active patterning. Then, the SiO<sub>2</sub> was deposited by PE-CVD with a thickness of 200 nm for the passivation of the TFT. Before the deposition of the passivation film, the back channel of the Al-IZTO layer was treated by N<sub>2</sub>O plasma to control the conductivity of the active layer. The fabricated Al-IZTO BCE TFTs were annealed using RTP equipment (KORONATM L2-RTP, AP systems) at various temperatures (250-350 °C) in air. To minimize the thermal stress during the RTP, the heating process was divided into two



**Figure 1** The transfer curves of the Al-IZTO TFTs (a) before annealing and after RTP at (b) 250 °C, (c) 300 °C, and (d) 350 °C ( $V_d = 0.1$  and 10 V). The inset in (a) shows a schematic diagram of a fabricated back-channel etched TFT structure. The channel width and length were 10 and 10  $\mu$ m, respectively.

steps: fast-up and slow-up. During the fast-up step, the temperature was increased with a heating rate of  $2 \,^{\circ}C \, s^{-1}$ . For the slow-up step, the samples were heated to the target temperature with a heating rate of  $1 \,^{\circ}C \, s^{-1}$ . Then, the temperature was held for 1200 s.

The electrical properties of the TFTs were analyzed by an Agilent B1500A semiconductor parameter analyzer with a 3-tips probe station. The field-effect mobility ( $\mu_{\text{FE}}$ ) was extracted in the linear region using the following equation:

$$\mu_{\rm FE} = \frac{Lg_{\rm m}}{WC_{\rm i}V_{\rm ds}},\tag{1}$$

where W and L are the channel width and length, respectively.  $C_i$  is the capacitance of gate insulator per unit area and  $V_{ds}$  is 0.1 V. The  $g_m$  is the transconductance at a low drain voltage and defined as  $\partial I_{ds}/\partial V_{gs}$ . The turn-on voltage ( $V_{on}$ ) is defined as the gate voltage that corresponds to a drain current of  $W/L \times 10$  pA. The microwave photoconductivity decay ( $\mu$ -PCD, KOBELCO) method was used to analyze the annealing effect on the Al-IZTO film.

**3 Results and discussion** High mobility BCE structured oxide TFTs are very important to realize large-sized high resolution TFT-LCD. The transfer curves of the as-fabricated and RTP-annealed at 250, 300, and 350 °C Al-IZTO BCE TFTs (RTP-250, 300, and 350, respectively) are shown in Fig. 1. Their electrical characteristics are summarized in Table 1. The measured channel width/length was  $10 \,\mu$ m/ $10 \,\mu$ m. The mobility values were obtained

	e					
sample	SS (V/dec)	$V_{\rm on}~({ m V})$	hysteresis (V) $@V_{ds} = 0.1 V$	$\mu_{\rm FE, Eff}^{a} ({\rm cm}^2 {\rm V}^{-1} {\rm s}^{-1})$	$\Delta L \ (\mu m)$	$R_{\rm C} (\Omega  {\rm cm})$
as-fabricated	0.11	-0.5	-0.25	17.53	0.6	50.7
RTP-250 °C	0.11	-0.25	-0.25	26.42	1.14	5.2
RTP-300 °C	0.13	-0.75	0.25	26.11	1.87	5.1
RTP-350 °C	0.20	0.25	1	25.24	3.4	13.1

**Table 1** Summary of electrical properties of the transfer curve, effective channel length, and contact resistance of the Al-IZTO TFTs before and after the RTP annealing.

<sup>a</sup>Mobility extracted using the effective channel length ( $L_{Eff}$ ).

using the effective channel length in consideration of the channel shortening effect. All TFTs showed good transfer behavior with an on/off ratio of  $10^7$  at  $I_{\rm DS} = 0.1$  V. By virtue of the optimized fabrication process, even the asfabricated Al-IZTO TFT had a small hysteresis of -0.25 V, subthreshold swing (SS) of 0.11 V/dec, and mobility of 17.53 cm<sup>2</sup> V<sup>-1</sup>s<sup>-1</sup>. When the RTP was carried out at 250 °C, the device exhibited much improved mobility of 26.42 cm<sup>2</sup> V<sup>-1</sup>s<sup>-1</sup>, while the other factors, such as SS,  $V_{\rm on}$ , and hysteresis, were kept on similar levels. Such enhancement of mobility was mainly attributed to the reduction of the defects in the interface [16, 17].

In contrast, at higher temperatures of 300 and 350 °C, the Al-IZTO TFT showed slightly deteriorated transfer curves. The RTP-300 exhibited an SS of 0.13 V/dec, a hysteresis of 0.25 V, and a mobility of  $26.11 \text{ cm}^2 \text{V}^{-1} \text{s}^{-1}$ . After the 350 °C RTP, the SS, hysteresis, and mobility were 0.2 V/dec, 1 V, and  $25.24 \text{ cm}^2 \text{ V}^{-1} \text{s}^{-1}$ , respectively. While the mobility was comparable among the devices, the SS and hysteresis slightly deteriorated as the annealing temperature increased. This may have originated from stress during the rapid heating process. It is known that some mechanical stress of films could be generated during RTP annealing [24]. In addition, a rapid increase to high temperature also induces high thermal budget in films [25]. Such stress could generate defects in the active layer, inducing deteriorated SS and hysteresis [22, 26]. Furthermore, reactive oxygen supplied to the back channel of Al-IZTO during N<sub>2</sub>O plasma treatment at 300 °C could diffuse to the active bulk region during 350 °C RTP. This interstitial oxygen is well known as a charge trapping source, which causes higher SS and hysteresis [27]. Although the main purpose of N<sub>2</sub>O plasma treatment is to suppress back channel leakage current, excess N2O plasma treatment could yield worse TFT performance after the annealing process.

In oxide TFTs, channel shortening generally occurs, which results in a shorter effective length ( $L_{\rm Eff}$ ) than the photo-mask pattern-size ( $L_{\rm Mask}$ ). Here,  $L_{\rm Eff}$  means the length of the actual channel where charge carriers flow through an oxide semiconductor between the source and drain electrodes. Since defining an accurate channel length is critical to designing and evaluating oxide TFTs, the channel shortening effect should be carefully considered. The channel shortening mainly occurs during the thermal process,

therefore, it is important to confirm the effect of RTP on channel shortening in oxide TFTs.

To expose the channel shortening effect of RTP on the Al-IZTO TFTs, a transmission-line method (TLM) was employed [28–30]. The total resistance ( $R_{Tot}$ ) can be determined in the linear region as a function of the channel resistance ( $R_{CH}$ ) and source/drain contact resistance ( $R_C$ ):

$$R_{\rm Tot} = R_{\rm CH} + R_{\rm C},$$

$$R_{\text{Tot}} \cdot W = \frac{L_{\text{Mask}} - \Delta L}{\mu_{\text{FE}} \cdot C_{\text{ox}} \cdot \left(V_{\text{gs}} - V_{\text{th}} - \frac{1}{2}V_{\text{ds}}\right)} + R_{\text{C}} \cdot W,$$
(2)

where W and  $L_{\text{Mask}}$  are the optically measured channel width and length, respectively,  $\Delta L$  is the reduced length of the channel, and  $C_{\rm ox}$  is the unit area capacitance of the dielectric. For the devices with various widths and lengths, the reduction of the channel length ( $\Delta L$ ) was extracted by plotting  $R_{\text{Tot}} \times W$  as a function of channel length (L) at different gate voltages. To perform the TLM analysis, we measured the transfer curves with various W/L values (5/5, 6/6, 8/8, 10/10, 20/20, and 40/40 µm) in the linear region. All the devices showed clear transfer characteristics at the various W/L values. Then, using Eq. (2), we calculated the width-normalized total resistances as plotted in Fig. 2 as a function of the channel length. The corresponding linear fitted lines are also indicated as solid lines. The x- and v-coordination of the intersection between the fitted lines indicate the reduced channel length ( $\Delta L$ ) and contact resistance ( $R_{\rm C}$ ), separately. The summaries of  $\Delta L$  and  $R_{\rm C}$ are listed in Table 1.

The as-fabricated TFT showed  $\Delta L$  of 0.6 µm even though they were not annealed. We considered that this occurred during the deposition process of the passivation layer (SiO<sub>2</sub>) at a temperature of 300 °C. After the RTP, the reductions in the channel length of the RTP-250, RTP-300, and RTP-350 were 1.14, 1.87, and 3.4 µm, respectively. We expect that this greater  $\Delta L$  originated from the diffusion of Mo into the active contact region during the postannealing [31, 32]. The driving force of such diffusion is related to thermal budget; therefore, as the RTP temperature increases, more channel shortening is observed with an

(4 of 7) 1600490



**Figure 2** Plots of the width normalized total resistance ( $R_{\text{Tot}} W$ ) as a function of channel length (*L*) for the devices (a) before annealing and after RTP at (b) 250 °C, (c) 300 °C, and (d) 350 °C. The plots were performed at different gate voltages (6, 8, 10, 12, 14, and 16 V). The linear-fitted results are indicated as solid lines.

increased  $\Delta L$ . In addition, in the RTP-350,  $\Delta L$  increased dramatically compared with the RTP-300. This is possibly due to oxidization of Mo and formation of an oxygen deficiency region, which resulted in elongation of the conductive region. To extract the precise mobility of the Al-IZTO TFTs, the effective channel length  $(L_{\rm Eff})$  was obtained from  $L_{\text{Mask}}$ - $\Delta L$ , where the  $L_{\text{Mask}}$  was the optically measured pattern length. In this work, the  $L_{\text{Mask}}$  for the 10  $\mu$ m-size pattern was 10.52 µm. When the mobility was calculated using  $L_{\text{Mask}} = 10.52 \,\mu\text{m}$  without considering the channel shortening effect, as-fabricated, RTP-250, RTP-300, and RTP-350 devices had mobilities of 18.6, 29.63, 31.75, and  $37.3 \text{ cm}^2 \text{V}^{-1} \text{s}^{-1}$ , respectively. However, these values were re-calculated to 17.53, 26.42, 26.11, and  $25.24 \text{ cm}^2 \text{V}^{-1} \text{s}^{-1}$ using a  $L_{\rm Eff}$  of 9.92, 9.38, 8.65, and 7.12 µm for the as-fabricated, RTP-250, RTP-300, and RTP-350 devices, respectively. This result suggests that it is meaningful to consider the channel shortening effect during mobility extraction, especially in the case of the TFT annealed at high temperatures.

Generally, the mobility of oxide TFTs increased further in higher temperature annealing because of better defect curing and incorporation of hydrogen [17, 33]. In our study, however, the Al-IZTO TFT showed a similar mobility regardless of the annealing temperature in the range of 250–350 °C. To clarify this result, we examined the contact property between the S/D electrode and active layer. The  $R_{\rm C}$ critically affects the electrical properties of the oxide TFT, and a high  $R_{\rm C}$  induces a low turn-on current and decreased mobility of TFTs [15, 32]. The as-fabricated device had a very high  $R_{\rm C}$  of 50.7  $\Omega$  cm. After the RTP annealing, however, the  $R_{\rm C}$  was decreased, with  $R_{\rm C}$  of 5.2, 5.1, and 13.1  $\Omega$  cm for the RTP-250, RTP-300, and RTP-350, respectively. The reduction of  $R_{\rm C}$  was related to the improvement of the contact region between the S/D electrode and active layer due to the thermal energy [15, 34]. Interestingly, the  $R_{\rm C}$  of the RTP-350 increased to 13.1 from 5.1  $\Omega$  cm (RTP-300). As discussed above, this time, formation of MoO<sub>x</sub> at the contact area after high temperature annealing at 350 °C would induce a relatively higher contact resistance. The increase of  $R_{\rm C}$  caused degradation of mobility after RTP at 350 °C.

To confirm the effect of RTP on the reliability of the Al-IZTO TFTs, we measured the stability under negative gate bias stress with illumination (NBIS), and the transfer behaviors are displayed in Fig. 3. A negative gate bias of -20 V ( $V_g = -1.0 \text{ MV/cm}$ ) with illumination of 0.5 mW cm<sup>-2</sup> was applied for 10000 s. We measured the transfer curves just before and after 10000s to avoid the compensation effect during measurement of the transfer curve in mid-time. The result indicated that the RTP annealing effectively improved the NBIS stability, especially at a high annealing temperature. Compared to the asfabricated device with a  $\Delta V$  of -7.2 V, the RTP-300 and RTP-350 showed much better stability, with  $\Delta V_{\rm on}$  of -4.9and -1.7 V, respectively. In addition to the  $V_{on}$  shift, the change in SS after NBIS was negligible in the RTP-350 compared to other devices. In the as-fabricated, RTP-250, and RTP-300 devices, SS values were degraded to 0.24, 0.3, and 0.36 V/dec, respectively, after NBIS. In those devices, a hump phenomenon in the subthreshold region also occurred. In contrast, the RTP-350 showed only a little change in SS during NBIS (SS<sub>before</sub> = 0.2V/dec and  $SS_{after} = 0.22 V/dec)$  with no hump formation. According to the previous studies, the instability during NBIS can



**Figure 3** Transfer curves before and after negative gate bias stress with illumination (NBIS,  $V_g = -1.0$  MV/cm, illumination of 0.5 mW cm<sup>-2</sup>) of the Al-IZTO TFTs (a) before and after RTP annealing at (b) 250 °C, (c) 300 °C, and (d) 350 °C. The channel width/length was 40/20  $\mu$ m.



1600490 (5 of 7)

be attributed to the donor-like defect states below the conduction-band minimum (CBM) [35, 36]. These states also degraded the SS characteristics and formed the hump [37–39]. This result indicates that the RTP at high temperature (>300  $^{\circ}$ C) effectively reduced donor-like defects related to the oxygen deficiency of Al-IZTO film and improved stability against NBIS.

For further investigation of such improvement on NBIS stability, the  $\mu$ -PCD method was employed. The  $\mu$ -PCD measurement is a very useful method to estimate mobility and defect-like states in an oxide semiconductor film. In the  $\mu$ -PCD analysis, after photo-excitation, the density of the carriers obey the following equation [40, 41]:

$$n(t) = n_0 \left\{ \exp\left(-\frac{t}{\tau_1}\right) + \exp\left[-\left(\frac{t}{\tau_2}\right)^{\beta}\right] \right\}, \quad (3)$$

where  $n_0$  is the carrier density just after photo-excitation,  $\tau_1$ and  $\tau_2$  are the fast and slow decay constants, respectively, and  $\beta$  is the stretching exponent. Just after photo-excitation, the peak value is indicated, and it is closely correlated with the mobility of the oxide film [42]. The term of slow decay ( $\tau_2$ ) is mainly dominated by the re-emission rate of the trapped carriers, serving information of shallow localized states [41]. For the sample of  $\mu$ -PCD measurement, a mimicked sample of SiO<sub>2</sub>/Al-IZTO/SiO<sub>2</sub> on glass substrate was prepared and annealed under the same conditions as the devices.

The photoconductivity responses, fitted curves using Eq. (3), and a summary of the main parameters from  $\mu$ -PCD measurement are indicated in Fig. 4. The peak of  $\mu$ -PCD results according to RTP temperatures showed a higher value with a higher temperature. This result suggests that RTP can reduce sub-gap states in Al-IZTO film and increase mobility of Al-IZTO TFTs. The TFT annealed at 350 °C, however, showed a similarly effective mobility as the ones annealed at 250 and 300 °C due to the increased  $R_{\rm C}$  of RTP-350, as discussed above.

The result of slow decay showed a clear correlation between  $\Delta V$  under NBIS and a value of  $\tau_2$ . The  $\tau_2$  value of the as-fabricated sample was 17.5 ns, and it increased to 22.2 ns after the 250 °C annealing. Then, the  $\tau_2$  value sharply decreased to 16.2 and 5.9 ns for the RTP-300 and RTP-350 sample, respectively. These values of  $\tau_2$  directly corresponded to the results of NBIS. Considering the meaning of slow decay ( $\tau_2$ ), which represents the shallow localized states just below CBM, the improvement of NBIS through the RTP annealing mainly stems from the elimination of shallow localized states [41].

Finally, the effect of RTP on the electrical properties of Al-IZTO TFTs is compared with conventional furnace annealing at the same temperature. Based on the results of the transfer curves according to the RTP temperature (Fig. 1 and Table 1), we chose a temperature of 250 °C, which resulted in smaller SS and hysteresis. Figure 5(a) indicates the schematic comparison between the annealing processes



**Figure 4** (a) Photoconductivity responses for the as-fabricated and RTP-annealed samples as a function of the annealing temperature. The inset depicts an enlarged view of the peak region. The fitted curves are indicated as orange solid lines. (b) Summary of main parameters from  $\mu$ -PCD measurement.

using RTP and a furnace. In general, in the furnace process it takes a long time to increase the temperature and needs a long annealing time. In this work, the furnace annealing took 3000 s to reach the target temperature of 250 °C. Then, we annealed the devices for 7200 s to get a sufficient effect of furnace annealing. In other words, the total duration was about 10200 s. In contrast, the total duration for the RTP sample was only 1350 s (the sum of the heating and annealing steps) because the heating speed of the RTP system was very fast. In addition, since it can be precisely controlled, the heating step is divided into fast-up (a heating rate of 2 °C s) and slow-up (a heating rate of 1 °C/s), as described in Section 2.

To evaluate the electrical properties and their uniformity, we fabricated Al-IZTO TFTs on glass wafers with a 6-inch size and measured 32 different points with a short width/length of 5/5  $\mu$ m, as depicted in Fig. 5(b). Uniformity is the most important factor in the mass-production industry, and it is known that uniformity as well as electrical properties can be improved through the annealing process. To confirm this annealing effect, the distributions of transfer characteristics in terms of  $V_{\text{on}}$ , SS, mobility, and hysteresis are displayed as a percent plot. Their electrical properties in terms of the average value and standard deviation ( $\sigma$ ) are also listed in Fig. 5(c)–(f). It is clear that both furnace and RTP annealing improved uniformity for all parameters. The as-fabricated TFTs showed large non-uniformity with a big



**Figure 5** (a) Schematic diagram of the annealing process using the RTP (red) and furnace (black) equipment according to annealing time. (b) Image of the fabricated Al-IZTO TFTs on glass substrate with a size of  $100 \times 100$  cm<sup>2</sup> for the uniformity test. White dots indicate measured points with a *W/L* of 5/5 µm. Uniformity plots for (c) turn-on voltage ( $V_{on}$ ), (d) subthreshold swing (SS), (e) mobility, and (f) hysteresis of TFTs before annealing and after RTP and furnace annealing at 250 °C.

standard deviation ( $\sigma$ ) value showing  $V_{\rm on}$  (-3.04 ± 0.81 V), SS (0.137  $\pm$  0.014 V/dec), mobility (24  $\pm$  2.27 cm<sup>2</sup> V<sup>-1</sup>s<sup>-1</sup>), and hysteresis  $(0.17 \pm 0.19 \text{ V})$ . After the annealing process using a furnace at 250 °C for 2h, the TFTs exhibited not only improved uniformity with a small  $\sigma$  value, but also improved transfer properties,  $V_{on}$ , SS, mobility, and hysteresis of -1.24 V, 0.133 V/dec, 26.5 cm<sup>2</sup> V<sup>-1</sup>s<sup>-1</sup>, and 0.12 V, respectively, on average. On the other hand, in the same manner, after RTP at 250 °C, all parameters showed more uniform distribution compared with those of the as-fabricated TFTs. The RTP annealed devices exhibited V<sub>on</sub>, SS, mobility, and hysteresis of  $-0.38\pm$  $0.37 \text{ V}, 0.123 \pm 0.0075 \text{ V/dec}, 25.7 \pm 1.61 \text{ cm}^2 \text{ V}^{-1} \text{s}^{-1}$ , and  $0.1 \pm 0.16$  V, respectively. Some parameters, such as SS and  $V_{\rm on}$  had better properties than the furnace annealing even with much shorter process time of RTP annealing. This means that the RTP produces more effective and efficient annealing than furnace annealing. In addition, it should be noted that the value of SS of the RTP-device exhibited a much smaller value than that of the furnace sample. It is known that the SS value is closely related to the total trap density  $(N_{Tot})$  in the bulk of the channel layer and at active/gate insulator interface, which is expressed by following equation:  $SS = qk_BT(N_{SS}t_{ch} + D_{it})/C_i\log(e)$ , where q is the electron charge,  $k_{\rm B}$  is the Boltzmann constant, T is the absolute temperature,  $t_{ch}$  is the channel layer thickness,  $N_{SS}$  is the total trap density in the bulk region of the channel layer, and  $D_{it}$  is the total trap density at the

active/gate insulator interface [3, 43]. The calculated values of  $N_{\text{Tot}}$ , (here  $N_{\text{Tot}}$  denotes overall trap density in the region of bulk and interface including terms of  $N_{\text{SS}}$  and  $D_{\text{it}}$ ), were  $2.31 \times 10^{11}$ ,  $2.25 \times 10^{11}$ , and  $2.08 \times 10^{11} \text{ cm}^{-2} \text{ eV}^{-1}$  for the as-fabricated, furnace and the RTP-annealed device. This result suggests that even with shorter process time, the RTP can eliminate the sub-gap state of the Al-IZTO layer in better way than furnace annealing.

4 Conclusions In this work, we studied the effect of annealing using RTP on electrical properties of the Al-IZTO TFTs. After the RTP, all TFTs exhibited increased mobility. The 250 °C-annealed TFT had the best properties, and as the annealing temperature increased above 250 °C, the Al-IZTO TFT showed slightly degraded properties in SS and hysteresis. The TLM results showed that the channel shortening effect became dominant at a higher than 250 °C annealing temperature. In addition, RTP effectively reduced the contact resistance between the source/drain electrode and the active layer. The reliability under NBIS was much improved after RTP at >300 °C. The  $\mu$ -PCD measurement revealed that such improvement on NBIS was due to reduced shallow localized states after RTP annealing. Finally, the effects of RTP and furnace annealing were compared in terms of transfer properties and uniformity. Even with the much shorter process time of RTP, the RTPtreated TFTs showed competitive or superior properties and uniformity to those annealed by furnace, which confirmed



that the RTP system is a more efficient and effective annealing method than a furnace method.

**Acknowledgements** This work was supported by the Advanced Technology Center Program (10051622, Development of hybrid RTP for the application of highly stable high mobility Oxide TFT to the 8G, UD Display), funded by the Ministry of Trade, Industry and Energy (MOTIE and Open Innovation Laboratory Project through the National Nanofab Center.

## References

- K. Nomura, H. Ohta, A. Takagi, T. Kamiya, M. Hirano, and H. Hosono, Nature 432, 488–492 (2004).
- [2] Y.-L. Wang, F. Ren, W. Lim, D. P. Norton, S. J. Pearton, I. I. Kravchenko, and J. M. Zavada, Appl. Phys. Lett. **90**, 232103 (2007).
- [3] M. K. Ryu, S. Yang, S.-H. K. Park, C.-S. Hwang, and J. K. Jeong, Appl. Phys. Lett. 95, 072104 (2009).
- [4] W. B. Jackson, R. L. Hoffman, and G. S. Herman, Appl. Phys. Lett. 87, 193503 (2005).
- [5] Y. Cong, D. Han, X. Zhou, L. Huang, P. Shi, W. Yu, Y. Zhang, S. Zhang, X. Zhang, and Y. Wang, IEEE Electron Device Lett. 37, 53–56 (2016).
- [6] H. Chi-Sun, P. Sang-Hee Ko, O. Himchan, R. Min-Ki, C. Kyoung-Ik, and Y. Sung-Min, IEEE Electron Device Lett. 35, 360–362 (2014).
- [7] C.-T. Tsai, T.-C. Chang, S.-C. Chen, I. Lo, S.-W. Tsao, M.-C. Hung, J.-J. Chang, C.-Y. Wu, and C.-Y. Huang, Appl. Phys. Lett. 96, 242105 (2010).
- [8] J. Park, S. Kim, C. Kim, S. Kim, I. Song, H. Yin, K.-K. Kim, S. Lee, K. Hong, J. Lee, J. Jung, E. Lee, K.-W. Kwon, and Y. Park, Appl. Phys. Lett. **93**, 053505 (2008).
- [9] P. K. Nayak, M. N. Hedhili, D. Cha, and H. N. Alshareef, Appl. Phys. Lett. **100**, 202106 (2012).
- [10] Y.-K. Moon, S. Lee, W.-S. Kim, B.-W. Kang, C.-O. Jeong, D.-H. Lee, and J.-W. Park, Appl. Phys. Lett. 95, 013507 (2009).
- [11] J.-S. Park, J. K. Jeong, Y.-G. Mo, H. D. Kim, and S.-I. Kim, Appl. Phys. Lett. **90**, 262106 (2007).
- [12] B. Du Ahn, H. S. Shin, H. J. Kim, J.-S. Park, and J. K. Jeong, Appl. Phys. Lett. 93, 203506 (2008).
- [13] H. Hosono, K. Nomura, Y. Ogo, T. Uruga, and T. Kamiya, J. Non-Cryst. Solids 354, 2796–2800 (2008).
- [14] M. D. H. Chowdhury, S. H. Ryu, P. Migliorato, and J. Jang, J. Appl. Phys. **110**, 114503 (2011).
- [15] H.-s. Bae, J.-H. Kwon, S. Chang, M.-H. Chung, T.-Y. Oh, J.-H. Park, S. Y. Lee, J. J. Pak, and B.-K. Ju, Thin Solid Films 518, 6325–6329 (2010).
- [16] T. Kamiya, K. Nomura, and H. Hosono, J. Display Technol. 5, 273–288 (2009).
- [17] A. Hino, Y. Takanashi, H. Tao, S. Morita, M. Ochi, H. Goto, K. Hayashi, and T. Kugimiya, J. Vacuum Sci. Technol. B 32, 031210 (2014).
- [18] K. Nomura, T. Kamiya, H. Ohta, M. Hirano, and H. Hosono, Appl. Phys. Lett. 93, 192107 (2008).
- [19] Y. Kikuchi, K. Nomura, H. Yanagi, T. Kamiya, M. Hirano, and H. Hosono, Thin Solid Films 518, 3017–3021 (2010).
- [20] K. H. Ji, J.-I. Kim, H. Y. Jung, S. Y. Park, R. Choi, U. K. Kim, C. S. Hwang, D. Lee, H. Hwang, and J. K. Jeong, Appl. Phys. Lett. 98, 103509 (2011).

- [21] M. S. Oh, K. Lee, J. H. Song, B. H. Lee, M. M. Sung, D. K. Hwang, and S. Im, J. Electrochem. Soc. 155, H1009 (2008).
- [22] C. S. Fuh, P. T. Liu, L. F. Teng, S. W. Huang, Y. J. Lee, H. P. D. Shieh and S. M. Sze, IEEE Electron Device Lett. 34, 1157–1159 (2013).
- [23] S. C. Park, D. Kim, H. Shin, D. K. Lee, X. Zhang, J. Park, and J. S. Choi, J. Information Display 17, 1–7 (2016).
- [24] M. A. El Khakani, M. Chaker, A. Jean, S. Boily, H. Pépin, J. C. Kieffer, and S. C. Gujrathi, J. Appl. Phys. 74, 2834– 2840 (1993).
- [25] R. P. S. Thakur and R. Singh, Appl. Phys. Lett. 64, 327 (1994).
- [26] J. S. Jung, K. S. Son, K.-H. Lee, J. S. Park, T. S. Kim, J.-Y. Kwon, K.-B. Chung, J.-S. Park, B. Koo, and S. Lee, Appl. Phys. Lett. 96, 193506 (2010).
- [27] J. H. Song, N. Oh, B. D. Anh, H. D. Kim, and J. K. Jeong, IEEE Trans. Electron Devices 63, 1054–1058 (2016).
- [28] R. Sang Ho, J. Jisim, J. Yoonsoo, C. Yoon Jang, K. Un Ki, H. Eun Suk, P. Byoung Keon, P. Tae Joo, C. Jung-Hae, and H. Cheol Seong, IEEE Trans. Electron Devices 59, 3357–3363 (2012).
- [29] J. S. Park, T. S. Kim, K. S. Son, E. Lee, J. S. Jung, K.-H. Lee, W.-J. Maeng, H.-S. Kim, E. S. Kim, K.-B. Park, J.-Y. Kwon, M. K. Ryu, and S. Y. Lee, Appl. Phys. Lett. **97**, 162105 (2010).
- [30] M. Nag, R. Muller, S. Steudel, S. Smout, A. Bhoolokam, K. Myny, S. Schols, J. Genoe, B. Cobb, A. Kumar, G. Gelinck, Y. Fukui, G. Groeseneken, and P. Heremans, J. Information Display 16, 111–117 (2015).
- [31] L.-F. Teng, P.-T. Liu, Y.-J. Lo, and Y.-J. Lee, Appl. Phys. Lett. 101, 132901 (2012).
- [32] L. Lan, M. Xu, J. Peng, H. Xu, M. Li, D. Luo, J. Zou, H. Tao, L. Wang, and R. Yao, J. Appl. Phys. **110**, 103703 (2011).
- [33] S. W. Tsao, T. C. Chang, S. Y. Huang, M. C. Chen, S. C. Chen, C. T. Tsai, Y. J. Kuo, Y. C. Chen, and W. C. Wu, Solid-State Electron. 54, 1497–1499 (2010).
- [34] Q. Feng, L.-M. Li, Y. Hao, J.-Y. Ni, and J.-C. Zhang, Solid-State Electron. 53, 955–958 (2009).
- [35] H. Oh, S.-M. Yoon, M. K. Ryu, C.-S. Hwang, S. Yang, and S.-H. K. Park, Appl. Phys. Lett. 97, 183502 (2010).
- [36] G. Dharam Pal, and T. Tsutomu, Jpn. J. Appl. Phys. 48, 03B018 (2009).
- [37] Y. J. Chung, J. H. Kim, U. K. Kim, M. Ryu, S. Y. Lee, and C. S. Hwang, Electrochem. Solid-State Lett. 14, H300 (2011).
- [38] M. P. Hung, D. Wang, J. Jiang, and M. Furuta, ECS Solid State Lett. 3, Q13–Q16 (2014).
- [39] D. H. Kim and J. T. Park, Microelectron. Reliab. 55, 1811–1814 (2015).
- [40] S. Yasuno, T. Kita, S. Morita, T. Kugimiya, K. Hayashi, and S. Sumie, J. Appl. Phys. **112**, 053715 (2012).
- [41] H. Goto, H. Tao, S. Morita, Y. Takanashi, A. Hino, T. Kishi, M. Ochi, K. Hayashi, and T. Kugimiya, IEICE Trans. Electron. E97.C, 1055–1062 (2014).
- [42] S. Yasuno, T. Kugimiya, S. Morita, A. Miki, F. Ojima, and S. Sumie, Appl. Phys. Lett. 98, 102107 (2011).
- [43] B. D. Ahn, H. J. Jeon, and J. S. Park, ACS Appl. Mater. Interfaces 6, 9228–9235 (2014).