# Positive Interaction Between Charge Trapping and Polarization Switching in Metal-Interlayer-Ferroelectric-Interlayer-Silicon (MIFIS) Ferroelectric Field-Effect Transistor

Hyojun Choi, Giuk Kim, Sangho Lee, Hunbeom Shin, Youngjin Lim, Kang Kim, Do-Hyung Kim, Il-Kwon Oh, Sang-Hee Ko Park, Jinho Ahn, and Sanghun Jeon, *Senior Member, IEEE*

*Abstract***— This study employs analytical simulation to illustrate the beneficial correlation between interface trapped charge and spontaneous polarization (***P***S) switching behavior in the MIFIS gate stack. We found that there is a positive interaction between charge trapping and polarization switching, comprising three sequential processes. (i) In the process of program (erase) operation, electrons (holes) are introduced from the gate metal and are trapped at the interface between the gate interlayer (gate-IL) and the ferroelectric layer. (ii) The trapped charge amplifies the electric field across the ferroelectric (FE) layer, subsequently enhancing** *P***S. (iii) The increase in** *P***<sup>S</sup> intensified the induced field on the gate-IL which boosts the charge injection. The three processes are reiterated as previously mentioned. The results indicate that the significant memory window (MW) observed in MIFIS ferroelectric field-effect transistor (FeFET) is a consequence of the combined effect of trapped charges and polarization switching charges, rather than separate contributions. Lastly, with the calibrated simulation model, we provide strategies to improve the device performance in terms of MW and operation speed. The experimental findings and analytic comprehension in this work provide a foundation for future researches on FeFET.**

*Index Terms***— FeFET, large memory window, low operation voltage, positive interaction.** 

#### I. INTRODUCTION

ODAY, ferroelectric field-effect transistor (FeFET) has attracted massive attention as a promising candidate for next-generation 3D NAND technology. FeFET is suitable for replacing conventional charge trap-based 3D NAND thanks to its low voltage, high scalability, and CMOS compatibility [1]-[6]. However, traditional FeFET featuring a metal-FE-insulator-Si (MFIS) gate stack has a limited MW ( $\approx$ 3.1 V), hindering the quad-level-cell (QLC) programmability T

This work was supported by the TIP (RS-2023-00231985, RS-2023-00235655) and MSIT (No. RS-2023-00260527).

H. Choi, G. Kim, S. Lee, H. Shin, and S. Jeon are with the School of EE, and K. Kim, DH. Kim, SHK. Park are with the School of MSE, KAIST, Daejeon 34141, South Korea. Y. Lim and IK. Oh are with the Division of ECE, Ajou University, Suwon 16499, South Korea. Jinho Ahn is with the Division of MSE, Hanyang University, Seoul 04763, South Korea. Corresponding E-mail: jhahn@hanyang.ac.kr and jeonsh@kaist.ac.kr. Hyojun Choi and Giuk Kim contributed equally to this work.



Fig. 1. An overview and comparison of device properties on various stacks of FeFET and the effect of interface trap charge on FeFET performance.

for high-density non-volatile memory (NVM) applications. In MFIS FeFET, the injected charge from the gate compensates that polarization which consequently limits the MW of the FeFET [7], [8]. This narrow MW has hindered the use of FeFET technology in 3D VNAND [9]. To enlarge the MW characteristic of FeFET, the heterostructure  $(FE/Al<sub>2</sub>O<sub>3</sub>/FE)$ FeFET has been proposed to reduce the capacitance of the FE layer  $(C_{FE})$  while maintaining the optimized thickness of the FE layer for large polarization. It is experimentally verified that MW can be expanded up to 7.1 V without sacrificing the operation speed of the device [10]-[11]. However, it still requires further expansion of MW to replace the conventional 3D charge trap flash NAND. Also, the intricate structures of FeFETs with floating gates [12]-[16] or double gates [17]-[19] render them unsuitable for use with the current 3D vertical NAND mold [20].

Recent study has shown that inserting a gate-IL between the gate and FE layer enhances the MW performance of FeFET, while being compatible with the 3D NAND mold. Contrary to MFIS, the MIFIS gate stack captures charges that are injected from the gate at the interface between gate IL and the FE layer, introducing the favorable charge component  $Q<sub>it</sub>$ , which allows for MW enhancement by utilizing both charge trapping and polarization switching behaviors. A recent study described that MIFIS FeFET has shown impressive MW up to 10.54 V, which is the highest among the reported FeFET, and shown its feasibility on QLC operation for NVM applications [21]-[23].



Fig. 2. Measured ERS speed of device with gate-IL of (a)  $SiO<sub>2</sub>$  4nm, (b)  $SiO<sub>2</sub>$  6nm and PGM speed of (c)  $SiO<sub>2</sub>$  4nm, d)  $SiO<sub>2</sub>$  6nm.

Furthermore, the numerical MW model regarding to the  $Q_{it}$ <sup>\*</sup> and polarization is provided by Lim et al [23], however, the prior work did not consider the interaction between  $Q_{it}$  and  $P_{\rm S}$ which is in need to be analyzed for the further improvement of the device performance of MIFIS FeFET.

This work presents a novel finding of a previously undisclosed interaction between  $Q_{it}$  and polarization switching, where they mutually enhance each other's effects. This discovery is based on experiment results and the calibrated simulation model that captures the transient interaction between a distributed electric field on each layer, charge trapping, and polarization switching. The results indicate that  $Q_{it}$ <sup>t</sup> plays a crucial role not only in the MW enlargement in MIFIS FeFET, but also in facilitating polarization switching behavior. This work provides a clear vision on an interaction between charge trapping & polarization switching and the comprehensive analysis is anticipated to act as a foundation for the realization of high MW MIFIS FeFET.

## II. EXPERIMENTAL DETAILS AND RESULTS

The devices were fabricated following the process sequence outlined below. To increase the quality of the 15 Å thick ch-IL formed on the p-type wafer, SPM cleaning was used followed by a rapid thermal annealing (RTA) process at 1000 °C in a  $N_2$ environment. The  $Hf_0.5Zr_0.5O_2$  film was then produced using a plasma-enhanced atomic layer deposition (PEALD) technique at 320 ℃ chamber temperature. TEMA Hf and TEMA Zr were used as the predecessors for the  $HfO<sub>2</sub>$  and  $ZrO<sub>2</sub>$  layers. For gate-IL, 40 and 60 Å thick  $SiO<sub>2</sub>$  films were prepared by using PEALD, followed by TiN gate metal formation and patterning. Finally, for the crystallization of  $Hf_0$ .  $Zr_0$ .  $O_2$  FE layers, the RTA was carried out at 600 °C in an  $N_2$  atmosphere.

Fig.  $2(a)$ -(d) show the measured operating speed of MIFIS FeFETs with gate-IL  $SiO<sub>2</sub>$  thicknesses of 4 nm and 6 nm. Notably, the devices have a maximum MW of 7.9 and 9.7 V, respectively. Previous work shows that increasing EOT of gate-IL (EOT<sub>GIL</sub>) leads to MW expansion based on analytic model for MW [18]. Interestingly, while  $V_{th,ERS}$  is increased significantly along with the increase of  $EOT<sub>GIL</sub>$ , the change in  $V_{th,PGM}$  is little, implying that there is an unknown physics behind the operation of MIFIS FeFET. However, the previous model fails to account for this finding since it assumes the  $P<sub>S</sub>$ and  $Q_{it}$  contribute to the MW independently. This model limitation complicates the careful design of the MIFIS gate



Fig. 3. Modeling framework with calibration data of polarization and tunneling current density.

stack for further performance improvements. In this work, we offer a numerical model that would reveal the underlying beneficial relationship between  $P_S$  and  $Q_{it}$ . Furthermore, based on this modeling work, we propose realistic ways for improving the performances of the MIFIS gate stack.

## III. MODELING FRAMEWORK AND SIMULATION RESULTS

Fig. 3 depicts the modeling framework employed in this investigation. The iterative technique progresses at the given time step (dt =  $100$ ns) utilizing calibrated parameters and specified initial circumstances. The electric field produced on each layer in the gate stack is calculated by dispersing the applied gate voltage and bound charge  $(Q_{it}, Q_{it})$ , and  $P_s$ ) relative to the capacitance of each layer. The  $Q_{it}$ ,  $Q_{it}$ , and  $P_S$  are individually computed using the given electric field. The classic Preisach model is limited in its ability to accurately reflect the dynamic switching of  $P_S$  [24]. Therefore, the time-dependent Preisach model proposed by Ni et al. is employed [25]. Meanwhile, tunneling current density from the channel (gate) is determined by induced field on the ch-IL (gate-IL) [26]. Once the tunneling current density is determined, it is then multiplied by capture cross-section  $(\sigma_t)$  and trap density [27]. Injected electrons (holes) either trap in the empty trap sites or recombine with the trapped holes (electrons) [28]. Once the trap density is updated, it is then integrated with elementary charge to compute  $Q_{it}$  ( $Q_{it}$ ). Finally,  $V_{th}$  is calculated using the obtained bound charge [12]. The proposed simulation model is calibrated to the experimental values of polarization switching and tunneling current to capture the value of the electric field, trapped charges, and  $P<sub>S</sub>$  to quantify the values of each component during the operation.

Fig. 4(a) presents the calibration of simulation to experimental output of MIFIS FeFET with gate-IL of  $SiO<sub>2</sub>$  6nm. Fig. 4(b)-(d) illustrates simulation result of the tunneling current density, electric field on FE layer (*E*<sub>FE</sub>), and *P*<sub>S</sub> respectively during program/erase. Tunneling current density of electrons (*J*e) during erase overwhelms the tunneling current density of hole  $(J<sub>h</sub>)$  during program throughout the pulse time  $(t<sub>p</sub>)$  (Fig.4(b)), owing to the difference of energy barrier ( $\Phi_{\text{B,e}}$  = 3.5 eV,  $\Phi_{\text{B,h}}$  = 5.4 eV) [29]. The high tunneling current density leads to high  $Q_{it}$ <sup>2</sup>. As  $P_S$  switches (t<sub>p</sub> = 10<sup>-6</sup> sec), the  $P_S$  bound charge induces high field across gate-IL which increases the *J*e/*J*h. Simultaneously, it creates depolarization field ( $E_{dep}$ ) over FE layer and decreases the *E*<sub>FE</sub> (Fig. 4(c)). To be noted, devices in this work has a channel length/width of 10/50 µm, respectively,



Fig. 4. (a) Calibration of model with experimental data and transient simulation output of (b) tunneling current density, (c) electric field across FE layer, and (d) polarization respect to pulse time. Energy band diagram and snapshots of MIFIS FeFET during (e) erase and (f) program operation.

which results in a relatively slower switching speed. However, it still exhibits faster operation compared to typical charge trap flash devices. After certain period of time,  $E_{FE}$  recovers with the help of injected  $Q_{it}$ <sup>t</sup>, which compensates  $P_S$  and it results in  $E_{dep}$ reduction. The asymmetry of operation voltage and the difference in switching speed for PGM/ERS can be explained with the simulation results in terms of  $Q<sub>it</sub>$ <sup>'</sup> and  $P<sub>S</sub>$  switching.

## IV. POSITIVE INTERACTION OF CHARGE TRAPPING AND POLARIZATION SWITCHING

The positive interaction between  $Q_{it}$ <sup>t</sup> and  $P_S$  comprises the following 3-steps (Fig. 4(e)-(f)): **(1)** According to the Fowler-Nordheim tunneling equation with the Wentzel, Kramers, and Brillouin (WKB) approximation, *J*<sup>e</sup> is significantly higher than the  $J<sub>h</sub>$  due to low energy barrier [20]. It is intuitive that  $Q<sub>it</sub>$ <sup>\*</sup> during the erase is higher than  $Q_{it}$ ' during the program owing to the high tunneling efficiency of electrons. **(2)** Along the  $P<sub>S</sub>$ switching, the  $P_S$  bound charge induces  $E_{dep}$  on the FE layer which self-disturbs its further switching.  $Q_{it}$ <sup>t</sup> compensates the bound charge since it has the opposite polarity to the  $P<sub>S</sub>$  bound charge in the FE/gate-IL interface. Furthermore, the polarity of  $Q_{it}$ <sup>2</sup> equivalent to the gate voltage, therefore induces the electric field on the FE layer in an equal direction to the gate voltage and  $E_{FE}$  can be larger than its original value. Thanks to high  $Q_{it}$ for ERS,  $E_{\text{dep}}$  is deceased and  $E_{\text{FE}}$  starts to increase as  $Q_{\text{it}}$ <sup>\*</sup> accumulates. Meanwhile, the  $E_{FE}$  for the program is lower, owing to the insufficient  $Q_{it}$ . **(3)** With high (low) induced  $E_{FE}$ , *P*<sup>S</sup> switching behavior is enhanced (reduced) for erase (program). P<sub>S</sub> generates a substantial field across gate-IL leading to a high tunneling current, which again boosts the  $P<sub>S</sub>$ 



Fig. 5. Simulation data of device with Pt gate and BE gate-IL compared to the fabricated device in this work. (a)  $\Delta V_{th}$ , (b) hole tunneling current, (c)  $E_{FE}$  and (d)  $\Delta P_s$  during the PGM operation

switching until the  $P<sub>S</sub>$  is saturated. Once the  $P<sub>S</sub>$  switching is saturated, injection of  $Q<sub>it</sub>$ <sup>t</sup> then decreases the induced field on gate-IL as shown in the electron tunneling current drop illustrated in Fig. 4(b). Due to low tunneling efficiency of holes, this positive interaction cannot be fully activated, leading to the limited performance improvement for MW of MIFIS FeFET.

The simulation results imply that increasing the injection  $Q_{it}$ not only enhance the MW but also the operation speed attributed to the positive interaction between charge trapping and polarization switching. Then, it is intuitive that to enlarge the MW and lower the operation voltage during PGM operation, one can either use the gate metal with high work function [30] or utilize the band-engineering gate-IL such as  $SiO_2/Si_3N_4/SiO_2$ (ONO) stack which enhances the hole tunneling efficiency [31]. Both strategies are simulated separately by replacing the gate material to Pt and gate-IL to ONO with thicknesses of 1.5, 2.0, and 2.5 respectively (Fig. 5(a)-(d)). We verified that both approaches can increase the MW and operation speed of MIFIS FeFET during the PGM operation (Fig. 5(a)). Since the Pt gate lowers the energy barrier on the valence band side and ONO gate-IL enhances the tunneling efficiency of the hole by utilizing the low valence band characteristic of  $Si<sub>3</sub>N<sub>4</sub>$ , the hole tunneling current density is larger than the fabricated device in this work. This leads to enhanced  $E_{FE}$  during the operation and consequently boosts the *P*<sub>S</sub>. Interestingly, despite the lower  $EOT<sub>GIL</sub>$  of ONO compared to  $SiO<sub>2</sub>$  6nm, the MW is significantly increased. This result implies that enhancing the hole tunneling current is a more viable approach rather than increasing the EOT<sub>GIL</sub>.

### V. CONCLUSION

This research investigates the synergetic interplay between  $Q_{it}$ and  $P<sub>S</sub>$  in the MIFIS gate stack utilizing a combination of modeling work and experimental data. This work highlights that  $Q_{it}$  plays a role in both the MW enlargement and the improvement of the polarization switching. In addition, in order to achieve a large MW for the penta-level cell (PLC) in the MIFIS FeFET, it is crucial to strengthen the positive interaction by improving hole injection during the programming process. Thus, our discoveries can be employed as design principles for the MIFIS FeFET gate stack in future investigations.

This article has been accepted for publication in IEEE Electron Device Letters. This is the author's version which has not been fully edited and content may change prior to final publication. Citation information: DOI 10.1109/LED.2024.3466211

#### **REFERENCES**

- [1] S. Dünkel, M. Trentzsch, R. Richter, P. Moll, C. Fuchs, O. Gehring, M. Majer, S. Wittek, B. Müller, and T. Melde, "A FeFET based super-low-power ultra-fast embedded NVM technology for 22nm FDSOI and beyond," in *International Electron Devices Meeting (IEDM)*, 2017, pp. 19.7. 1-19.7. 4, doi: 10.1109/IEDM.2017.8268425
- [2] T. Böscke, J. Müller, D. Bräuhaus, U. Schröder, and U. Böttger, "Ferroelectricity in hafnium oxide: CMOS compatible ferroelectric field effect transistors," in *International Electron Devices Meeting (IEDM)*, 2011, pp. 24.5.1-24.5.4., doi: 10.1109/IEDM.2011.6131606
- [3] S. Kubicek, T. Schram, V. Paraschiv, R. Vos, M. Demand, C. Adelmann, T. Witters, L. Nyns, L.-A. Ragnarsson, and H. Yu, "Low V T CMOS using doped Hf-based oxides, TaC-based Metals and Laser-only Anneal," in *International Electron Devices Meeting (IEDM)*, 2007, pp. 49-52, doi: 10.1109/IEDM.2007.4418860
- [4] M. Jung, V. Gaddam, and S. Jeon, "A review on morphotropic phase boundary in fluorite-structure hafnia towards DRAM technology," Nano Convergence, vol. 9, no. 1, 2022, p. 44, doi: 10.1186/s40580-022-00333-7
- [5] M. Kobayashi, J. Wu, Y. Sawabe, S. Takuya, and T. Hiramoto, "Mesoscopic-scale grain formation in HfO2-based ferroelectric thin films and its impact on electrical characteristics," Nano Convergence, vol. 9, no. 1, 2022, p. 50, doi: 10.1186/s40580-022-00342-6
- [6] A. Nguyen, M. Nguyen, A. Nguyen, J. Yim, J. Kim, N. Park, S. Jeon, D. Kwon, and R. Choi, "Impact of Pt grain size on ferroelectric properties of zirconium hafnium oxide by chemical solution deposition," Nano Convergence, vol. 9, no. 1, 2022, p. 45, doi: 10.1186/s40580-022-00334-6 [7] R. Ichihara, K. Suzuki, H. Kusai, K. Ariyoshi, K. Akari, K. Takano, K. M. Y. Kamiya, K. Takahashi, H. Miyagawa, and Y. Kamimuta, "Re-examination of vth window and reliability in HfO2 FeFET based on the direct extraction of spontaneous polarization and trap charge during memory operation," in *Symposium on VLSI Technology*, 2020, pp. 1-2, doi: 10.1109/VLSITechnology18217.2020.9265055
- Z. Zhou, L. Jiao, Z. Zheng, X. Wang, D. Zhang, K. Ni, and X. Gong, "First study of the charge trapping aggravation induced by anti-ferroelectric switching in the MFIS stack," in *Symposium on VLSI Technology*, 2023, pp. 1-2, doi: 10.23919/VLSITechnologyandCir57934.2023.10185236
- [9] C.-Y. Chan, K.-Y. Chen, H.-K. Peng, and Y.-H. Wu, "FeFET memory featuring large memory window and robust endurance of long-pulse cycling by interface engineering using high-k AlON," in *Symposium on VLSI Technology*, 2020, pp. 1-2, doi: 10.1109/VLSITechnology18217.2020.9265103
- [10] D. Das et al., "Experimental demonstration and modeling of a ferroelectric gate stack with a tunnel dielectric insert for NAND applications," 2023 International Electron Devices Meeting (IEDM), San<br>Francisco, CA, USA, 2023, pp. 1-4, doi: Francisco, CA, USA, 2023, pp. 1-4, doi: 10.1109/IEDM45741.2023.10413697.
- [11] Y. Qin et al., "Understanding the Memory Window of Ferroelectric FET and Demonstration of 4.8-V Memory Window With 20-nm HfO2," in IEEE Transactions on Electron Devices, vol. 71, no. 8, pp. 4655-4663, Aug. 2024, doi: 10.1109/TED.2024.3418942
- [12] G. Kim, D. H. Ko, T. Kim, S. Lee, M. Jung, Y. K. Lee, S. Lim, M. Jo, T. Eom, and H. Shin, "Power-Delay Area-Efficient Processing-In-Memory Based on Nanocrystalline Hafnia Ferroelectric Field-Effect Transistors, *ACS Applied Materials & Interfaces,* vol. 15, no. 1, pp. 1463-1474, 2022, doi: 10.1021/acsami.2c14867
- [13] Z. Zheng, L. Jiao, D. Zhang, C. Sun, Z. Zhou, X. Wang, G. Liu, Q. Kong, Chen, and K. Ni, "BEOL-Compatible MFMIS Ferroelectric/Anti-Ferroelectric FETs—Part I: Experimental Results With Boosted Memory Window," *IEEE Transactions on Electron Devices*, vol. 71, no. 3, pp. 1827-1833, 2023, doi: 3, pp. 1827-1833, 2023, doi: 10.1109/TED.2023.3326116
- [14] G. Kim, S. Lee, T. Eom, T. Kim, M. Jung, H. Shin, Y. Jeong, M. Kang, and S. Jeon, "High performance ferroelectric field-effect transistors for large memory-window, high-reliability, high-speed 3D vertical NAND flash memory," *Journal of Materials Chemistry C,* vol. 10, no. 26, pp. 9802-9812, 2022, doi: 10.1039/D2TC01608G
- [15] Z. Zheng, L. Jiao, Z. Zhou, Y. Wang, L. Liu, K. Han, C. Sun, Q. Kong, D. Zhang, and X. Wang, "First Demonstration of Work Function-Engineered BEOL-Compatible IGZO Non-Volatile MFMIS AFeFETs and Their Co-Integration with Volatile-AFeFETs," in *Symposium on VLSI*

*Technology*, 2023, pp. 1-2, doi: 10.23919/VLSITechnologyandCir57934.2023.10185355

- [16] S. Lee, Y. Lee, G. Kim, T. Kim, T. Eom, S.-O. Jung, and S. Jeon, "Effect of Floating Gate Insertion on the Analog States of Ferroelectric Field-Effect Transistors," *IEEE Transactions on Electron Devices,* vol. 70, no. 1, pp. 349-353, 2022, doi: 10.1109/TED.2022.3223640
- [17] Z. Jiang, Y. Xiao, S. Chatterjee, H. Mulaosmanovic, S. Duenkel, S. Soss, S. Beyer, R. Joshi, Y. S. Chauhan, and H. Amrouch, "Asymmetric double-gate ferroelectric FET to decouple the tradeoff between thickness scaling and memory window," in *Symposium on VLSI Technology*, 2022, pp. 395-396, doi: 10.1109/VLSITechnologyandCir46769.2022.9830172
- [18] S. Chatterjee, S. Thomann, K. Ni, Y. S. Chauhan, and H. Amrouch, "Comprehensive variability analysis in dual-port fefet for reliable multi-level-cell storage," *IEEE Transactions on Electron Devices,* vol. 69, no. 9, pp. 5316-5323, 2022, doi: 10.1109/TED.2022.3192808
- [19] H. Mulaosmanovic, D. Kleimaier, S. Dünkel, S. Beyer, T. Mikolajick, and S. Slesazeck, "Ferroelectric transistors with asymmetric double gate for memory window exceeding 12 V and disturb-free read," *Nanoscale,* vol. 13, no. 38, pp. 16258-16266, 2021, doi: 10.1039/D1NR05107E
- [20] R. Shirota, "3D-NAND flash memory and technology," in *Advances in Non-Volatile Memory and Storage Technology*, 2019, pp. 283–319, doi: 10.1016/b978-0-08-102584-0.00009-7
- [21] J.-G. Lee, J. Kim, D. I. Suh, I. Kim, G. D. Han, S. W. Ryu, S. Lee, M.-H. Na, S. Y. Cha, and H. W. Park, "Memory Window Expansion for Ferroelectric FET based Multilevel NVM: Hybrid Solution with Combination of Polarization and Injected Charges," in *International Memory Workshop (IMW)*, 2022, pp. 1-4, doi: 10.1109/IMW52921.2022.9779292
- [22] S. Yoon, S.-I. Hong, D. Kim, G. Choi, Y. M. Kim, K. Min, S. Kim, M.-H. Na, and S. Cha, "QLC programmable 3D ferroelectric NAND Flash memory by memory window expansion using cell stack engineering," in *Symposium on VLSI Technology*, 2023, pp. 1-2, doi: 10.23919/VLSITechnologyandCir57934.2023.10185294
- [23] S. Lim, T. Kim, I. Myeong, S. Park, S. Noh, S. M. Lee, J. Woo, H. Ko, Y. Noh, M. Choi, K. Lee, J. Baek, K. Kim, J. Kim, D. Jung, K. Kim, S. Yoo, H. J. Lee, S.-G. Nam, J.-S. Kim, J. Park, C. Kim, S. Kim, H. Kim, J. Heo, K. Park, S. Jeon, W. Kim, D. Ha, Y. G. Shin, and J. Song, "Comprehensive Design Guidelines of Gate Stack for QLC and Highly Reliable Ferroelectric VNAND," in *International Electron Devices Meeting (IEDM)*, 2023, doi: 10.1109/IEDM45741.2023.10413820
- [24] F. Wolf, A. Sutor, S. J. Rupitcsh, R. Lerch.. "Modeling and measurement of creep-and rate-dependent hysteresis in ferroelectric actuators." Sensors and Actuators A: Physical 172.1 (2011): 245-252. doi: 10.1016/j.sna.2011.02.026
- [25] K. Ni, M. Jerry, J. A. Smith, and S. Datta, "A circuit compatible accurate compact model for ferroelectric-FETs," in *Symposium on VLSI Technology*, 2018, pp. 131-132, doi: 10.1109/VLSIT.2018.8510622
- [26] H. Bachhofer, H. Reisinger, E. Bertagnolli, and H. Von Philipsborn, "Transient conduction in multi dielectric silicon–oxide–nitride–oxide semiconductor structures," *Journal of Applied Physics,* vol. 89, no. 5, pp. 2791-2800, 2001, doi: 10.1063/1.1343892
- [27] M. Kim, S. Kim, and H. Shin, "A compact model for ISPP of 3-D charge-trap NAND flash memories," *IEEE Transactions on Electron Devices,* vol. 67, no. 8, pp. 3095-3101, 2020, doi: 10.1109/TED.2020.3000448
- [28] D.-H. Kim, S. Cho, D. H. Li, J.-G. Yun, J. H. Lee, G. S. Lee, Y. Kim, W. B. Shim, S. H. Park, and W. Kim, "Program/erase model of nitride-based NAND-type charge trap flash memories," *Japanese Journal of Applied Physics,* vol. 49, no. 8R, pp. 084301, 2010, doi: 10.1143/JJAP.49.084301
- [29] L. Lima, J. Diniz, I. Doi, and J. G. Fo, "Titanium nitride as electrode for MOS technology and Schottky diode: Alternative extraction method of titanium nitride work function," *Microelectronic Engineering,* vol. 92, pp. 86-90, 2012, doi: 10.1016/j.mee.2011.04.059
- [30] S. Jeon, J. H. Han, J. Lee, S. Choi, H. Hwang, and C. Kim, "Impact of metal work function on memory properties of charge-trap flash memory devices using fowler-nordheim P/E mode," *IEEE electron device letters,* vol. 27, no. 6, pp. 486-488, 2006, doi: 10.1109/LED.2006.874216
- [31] H.-T. Lue, S.-C. Lai, T.-H. Hsu, P.-Y. Du, S.-Y. Wang, K.-Y. Hsieh, R. Liu, and C.-Y. Lu, "Modeling of barrier-engineered charge-trapping NAND Flash devices," *IEEE Transactions on Device and Materials Reliability,* vol. 10, no. 2, pp. 222-232, 2010, doi: 10.1109/TDMR.2010.2041665