

Related content

Bilayered Etch-Stop Layer of Al_2O_3/SiO_2 for High-Mobility In–Ga–Zn–O Thin-Film Transistors

To cite this article: Sang-Hee Ko Park et al 2013 Jpn. J. Appl. Phys. 52 100209

View the article online for updates and enhancements.

- Oxide Thin-Film Transistors Fabricated Using Biodegradable Gate Dielectric Layer of Chicken Albumen Da-Bin Jeon, Jun-Yong Bak and Sung-Min Yoon
- Light Response of Top Gate InGaZnO Thin Film Transistor Sang-Hee Ko Park, Minki Ryu, Sung Min Yoon et al.
- Channel Shortening Phenomenon Due to Redox Reaction in a Lateral Direction on In-Ga-Zn-O Thin Film Transistors Hidehito Kitakado and Sumio Katoh

Recent citations

- Stability improvements of InGaZnO thinfilm transistors on polyimide substrates with Al₂O₃ buffer layer Hye-Won Jang *et al*

Bilayered Etch-Stop Layer of Al₂O₃/SiO₂ for High-Mobility In–Ga–Zn–O Thin-Film Transistors

Sang-Hee Ko Park^{1*}, Jong Woo Kim¹, Min-Ki Ryu¹, Jae-Eun Pi¹, Chi-Sun Hwang¹, and Sung-Min Yoon^{2*}

¹Oxide TFT Research Team, Electronics and Telecommunications Research Institute, Daejeon 305-700, Korea ²Department of Advanced Materials Engineering for Information and Electronics, Kyung Hee University, Yongin, Gyeonggi 446-701, Korea E-mail: shkp@etri.re.kr; sungmin@khu.ac.kr

Received May 31, 2013; accepted August 15, 2013; published online September 20, 2013

We proposed a bilayered etch-stop layer (BiESL) composed of Al_2O_3/SiO_2 for the high-mobility oxide thin-film transistor (TFT) fabricated with lowresistivity Cu electrodes. The In–Ga–Zn–O TFT employing the BiESL showed no marked degradation in its high mobility and transfer characteristics even after the conventional passivation process using SiN_x film, which causes hydrogen incorporation into the active channel. Excellent barrier properties of atomic-layer-deposited Al_2O_3 film could provide the feasibility for the direct deposition of organic planarization film without the need for an extra passivation layer. The proposed BiESL structure was also suggested to be compatible with the simple patterning process of Cu electrodes. (© 2013 The Japan Society of Applied Physics

ull mass production of flat panel displays (FPD) employing oxide thin-film transistor (TFT) backplanes is coming into full swing.¹⁻³⁾ Sharp (Japan) has just released liquid crystal display (LCD) panels for high-resolution television (TV) sets and low-power smartphone applications.⁴⁾ LG Display (Korea) has also unveiled its first 55-in. full-high-definition (FHD) organic light emitting diode (OLED) TV using an In-Ga-Zn-O (IGZO) TFT active matrix.⁵⁾ These movements in the industry are based on the strong demand for high-performance state-ofthe-art display panels. Furthermore, such keywords as higher resolution, larger size, and lower power are expected to strongly characterize the next-generation FPDs. In order to successfully satisfy the above-mentioned requirements, high field-effect mobility of the TFT and low resistivity of the interconnection line must be achieved. Although the various channel materials of oxide semiconductors^{6–10)} and Cu electrodes¹¹⁻¹³) have been aggressively researched and developed for high-mobility TFTs and low-resistivity electrodes, respectively, we must consider the full fabrication processes to secure the device reliability and uniformity issues. The first concern is that the passivation process, which is generally carried out to protect the oxide TFTs from the ambient, has critical impact on the performances of the TFT and panels, because the hydrogen may undesirably be doped during the plasma-enhanced chemical vapor deposition (PECVD) of the SiN_x layer. What is worse, this hydrogen doping effect was found to be more sensitively activated for the TFT using a high-mobility channel having a high carrier concentration.¹⁴⁾ We reported a double-layered passivation film structure for stably guaranteeing the device performance of IGZO TFTs with a high mobility in a previous publication.¹⁴⁾ The second concern is related to the fact that the Cu electrode process necessarily requires the formation of stacked structures including the capping and diffusion barrier layers to prevent surface oxidation and interdiffusion. The PECVD-grown SiO₂, which was proposed as an alternative to SiN_x to prevent hydrogen doping, may induce the surface oxidation of Cu electrodes when the deposition temperature is higher than 200 °C. However, this complicated stacked electrode structure causes a serious problem in patterning electrodes by wet etching. From these comprehensive viewpoints, an etch-stop layer structure devised to prevent hydrogen doping into the active channel can simultaneously have the beneficial effect of preventing the surface oxidation of the Cu electrode. In this work, we



Fig. 1. (Color online) Schematic cross-sectional diagram of the proposed device with BiESL composed of ALD-grown Al_2O_3 and PECVD-grown SiO_2 films.

propose Al_2O_3/SiO_2 bilayered etch-stop layer (BiESL) structure, in which a thin and dense Al_2O_3 film prepared by atomic layer deposition (ALD) is deposited on the PECVD SiO₂ layer. This approach enables us to widen the process windows in choosing the passivation process and to provide strong feasibility of achieving large-sized high-resolution FPDs.

A bottom-gate IGZO TFT with the proposed BiESL was fabricated as schematically shown in Fig. 1. A molybdenum (Mo) layer with a thickness of 150 nm was patterned on a glass substrate as a gate electrode. A 200-nm-thick SiO₂ layer was deposited by PECVD using SiH₄ and N₂O at 380 °C to form the gate insulator. An IGZO active layer (25 nm) and a SiO₂ protection layer (PL, 50 nm) were deposited by RF sputtering and PECVD, respectively. After the patterning of the PL and the active layer, the proposed BiESL was prepared with the stacked structure of a SiO₂ layer deposited by PECVD and a Al₂O₃ layer deposited by ALD. The thicknesses of the SiO₂ and Al₂O₃ layers were chosen to be 100 and 40 nm, respectively. For comparison, a control device employing only a single ESL of SiO₂ was also fabricated. Contact vias for the source/drain (S/D) regions and gate electrode pads were opened, followed by the deposition of Mo electrodes by sputtering and patterning by wet chemical etching. Two types of passivation films of SiN_x or organic planarization layers were prepared. A 200nm-thick SiN_x passivation layer was deposited by PECVD at 300 °C. The thickness of the spin-coated organic planarization layer (produced by DongWoo Fine-Chem) was 2.6 µm, which was an acrylate-based polymer. The final annealing process for the fabricated devices was performed at 350 °C for 2 h in a vacuum.



Fig. 2. (Color online) $I_{DS}-V_{CS}$ characteristics of the IGZO TFTs employing the BiESL (a) before and (b) after the passivation process using PECVD SiN_x. The measurements were performed in a double sweep mode of V_{GS} at V_{DS} of 0.1 and 10.0 V.

The device characteristics of the fabricated IGZO TFTs with and without the proposed BiESL were measured and compared using a semiconductor parameter analyzer (Agilent B1500A) in a dark box at room temperature. In order to investigate the barrier performance of the BiESL over a long time, shelf tests were carried out for 93 days for the TFTs with and without the organic planarization layer.

The two layers of Al_2O_3 and SiO_2 composing the proposed BiESL each play a significant role. The Al_2O_3 thin film prepared by ALD is known to have excellent barrier properties against oxygen and water molecules. This superior barrier property of the Al_2O_3 film as a passivation layer has been verified by the high performance of the $OLED^{15}$ or oxide TFT.^{7,8,14} The first ESL of Al_2O_3 can be expected to act as an effective protection layer against hydrogen incorporation during the following passivation process. The SiO₂ layer, the second ESL, is introduced to provide etch selectivity between the Al_2O_3 and active channel layer during the formation of contacts via dry etching, as shown in Fig. 1.

Figures 2(a) and 2(b) show the drain current–gate voltage $(I_{DS}-V_{GS})$ transfer characteristics of the proposed device with the BiESL before and after the passivation process, respectively. The measurements were successively performed at drain voltages (V_{DS}) of 0.1 and 10.0 V at forward and reverse sweeps of V_{GS} for each device with a gate width (W) and length (L) of 40 and $20\,\mu m$, respectively. Before the passivation process, the threshold voltage $(V_{\rm th})$, field-effect mobility (μ_{fe}), and subthreshold swing (SS) of the IGZO TFT were estimated to be 1.17 V, $29.1 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$, and 0.21V/dec in the saturation region at $V_{\rm DS}$ of 10.0 V, respectively. The μ_{fe} was derived by calculating the maximum value of transconductance in the plots of $(I_{DS})^{1/2}$ as a function of V_{GS} . These device characteristics should be confirmed to show no marked variation and/or degradation even after the PECVD SiN_x passivation process. If a large amount of hydrogen was incorporated into the active channel during this process, the device might exhibit drastic changes in its performance. The values of $V_{\rm th},\ \mu_{\rm fe},$ and SS for the passivated device were evaluated to be 1.0 V, 24.7 $cm^2 V^{-1} s^{-1}$, and 0.17 V/dec in the saturation region, respectively. Almost the same turn-on voltage (V_{on}) and negligible hysteretic behaviors in the trace of I_{DS} were also verified. These results suggest that the BiESL proposed in



Fig. 3. (Color online) $I_{\rm DS}-V_{\rm GS}$ characteristics of the control device employing the single ESL of PECVD SiO₂ (a) before and (a) after the passivation process using PECVD SiN_x.

this work can be very effectively applied even for the TFT having a μ_{fe} higher than $20 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$.

In order to clearly demonstrate the potential of the BiESL structure, we investigated the device characteristics of the TFT using the same composition of IGZO and single-ESL structure of SiO_2 without the Al_2O_3 layer. As shown in Fig. 3(a), the single-ESL device exhibited sufficiently good transfer characteristics before the passivation process. The values of μ_{fe} and SS for the passivated device were 28.0 $\mbox{cm}^2\,\mbox{V}^{-1}\,\mbox{s}^{-1}$ and 0.21 V/dec, respectively. However, it was found that the SiN_x passivation process caused a large difference in the device behaviors, as shown in Fig. 3(b). The IGZO active channel became completely conductive and the on/off switch operation of the TFT was fatally degraded. Here, we recall that the transfer curve of the oxide TFT with higher mobility was very sensitively influenced (negatively shifted) even by the incorporation of a small amount of hydrogen.¹⁴⁾ Consequently, the BiESL can be greatly effective in realizing a high-mobility oxide TFT protected by an SiN_x passivation layer having an excellent barrier property by a conventional PECVD process.

A surface planarization prior to the pixel process is another concern of high-mobility oxide TFTs fabricated with a thick Cu S/D electrode stack. However, the conventional passivation process using an inorganic SiN_x or SiO₂ layer is not very appropriate for planarizing the surface of TFT backplanes. The proposed BiESL also has strong potential to eliminate the sophisticated passivation layer and to combine the functions of both the ESL and the ambient barrier layer. In order to investigate the barrier property of the BiESL, a series of shelf tests was carried out for longer than 90 days, in which the test devices were naturally kept in an air ambient at room temperature. Figure 4(a) showed the variations in the transfer curves of the IGZO TFT fabricated with the BiESL without passivation. We could confirm the high sustainability of the IGZO TFT with a high mobility by the 93 day shelf test, in which the $V_{\rm th}$ shift was negligible. This encouraging result is promising for the use of an organic planarization layer, which has been used for commercial TFT-LCDs, on the oxide TFT backplanes fabricated by a simple coating process. The variations in the transfer characteristics of the IGZO TFT coated with the organic planarization layer were also investigated with the evaluation time of 93 days,



Fig. 4. (Color online) Variations in the $I_{DS}-V_{GS}$ transfer characteristics of the IGZO TFTs employing the BiESL (a) without any passivation layer and (b) coated with an organic planarization layer in shelf tests after 26, 63, and 93 days.

as shown in Fig. 4(b). The changes in V_{th} and μ_{fe} were measured to be as small as -0.45 V and $0.05 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$. As a result, the proposed oxide TFT structure with the BiESL allows us to prepare an organic planarization film without the need for an additional passivation film thanks to the excellent barrier ability of the first ESL of ALD-grown Al₂O₃. The physical origins of the decrease in the off-current of the TFTs with shelf test time and the differences in the initial current level between the TFTs were not completely elucidated. A probable scenario and its reproducibility will be investigated.

A novel bilayered etch-stop layer composed of Al_2O_3/SiO_2 was proposed for the full production of oxide TFT backplanes with high mobility and Cu electrodes. Good barrier properties of ALD-grown Al_2O_3 that prevent hydrogen incorporation and the excellent device characteristics of the IGZO TFT fabricated to have a high mobility were verified. Consequently, with the introduction of the proposed BiESL, we can provide the following three solutions to the realization of next-generation oxide TFT backplanes for FPDs. (1) The BiESL process makes it possible to employ the conventional passivation process using PECVD SiN_x film without any degradation of the device performance including the high mobility. (2) The high barrier properties of Al_2O_3 film can provide the feasibility of direct pre-

paration of planarization film on the oxide TFT backplane without the need for an extra passivation layer. (3) A simple structure of the Cu electrode without any capping layer, which can be easily patterned by a single wet etching process, can also be applied thanks to the hydrogen barrier capability of Al_2O_3 . Thus, it can be concluded that this BiESL structure would be particularly suitable for the fabrication of large-sized and high-resolution AMOLEDs, even though the oxide TFT with a bottom-gate ESL structure typically has rather large overlap capacitance compared with those of back-etch type or self-aligned devices. Furthermore, the double-layered passivation structure or gate insulator including the Al_2O_3 can be effectively employed for the back-channel etch gate structure or for the self-aligned top gate structure, respectively.

Acknowledgment This work was supported by the IT R&D program of MOTIE/KEIT. [10035225, Development of Core Technology for High Performance AMOLED on Plastic].

- T. Kamiya, K. Nomura, and H. Hosono: Sci. Technol. Adv. Mater. 11 (2010) 044305.
- 2) E. Fortunato, P. Barquinha, and R. Martins: Adv. Mater. 24 (2012) 2945.
- S.-H. K. Park, D.-H. Cho, C.-S. Hwang, S. Yang, M. K. Ryu, C.-W. Byun, S. M. Yoon, W.-S. Cheong, K. I. Cho, and J.-H. Jeon: ETRI J. 31 (2009) 653.
- 4) Web [http://www.sharp.co.jp/igzo/] (last accessed 18/03/2013).
- C.-W. Han, K.-M. Kim, S.-J. Bae, H.-S. Choi, J.-M. Lee, T.-S. Kim, Y.-H. Tak, S.-Y. Cha, and B.-C. Ahn: SID Symp. Dig. Tech. Pap. 43 (2012) 279.
 T. Arai and T. Sasaoka: SID Symp. Dig. Tech. Pap. 42 (2011) 710
- T. Arai and T. Sasaoka: SID Symp. Dig. Tech. Pap. 42 (2011) 710.
 M. K. Ryu, S. Yang, S.-H. K. Park, C.-S. Hwang, and J. K. Jeong: Appl.
- Phys. Lett. 95 (2009) 072104.
 8) S. Yang, D.-H. Cho, M. K. Ryu, S.-H. K. Park, C.-S. Hwang, J. Jang, and J. K. Jeong: IEEE Electron Device Lett. 31 (2010) 144.
- 9) K. Ebata, S. Tomai, Y. Tsuruma, T. Iitsuka, S. Matsuzaki, and K. Yano: Appl. Phys. Express 5 (2012) 011102.
- 10) Y. Ye, R. Lim, and J. M. White: J. Appl. Phys. 106 (2009) 074512.
- 11) J. S. Park, T. S. Kim, K. S. Son, E. Lee, J. S. Jung, K.-H. Lee, W.-J. Maeng, H.-S. Kim, E. S. Kim, K.-B. Park, J.-Y. Kwon, M. K. Ryu, and S. Y. Lee: Appl. Phys. Lett. **97** (2010) 162105.
- 12) Y. W. Lee, S.-J. Kim, S.-Y. Lee, W.-G. Lee, K.-S. Yoon, J.-W. Park, J.-Y. Kwon, and M.-K. Han: Electrochem. Solid-State Lett. 15 (2012) H126.
- 13) J. Jeong, G. J. Lee, J. Kim, and B. Choi: Appl. Phys. Lett. 100 (2012) 112109.
- 14) S.-H. K. Park, M.-K. Ryu, H. Oh, C.-S. Hwang, J.-H. Jeon, and S.-M. Yoon: J. Vac. Sci. Technol. B 31 (2013) 020601.
- 15) S.-H. K. Park, J. Oh, C.-S. Hwang, J.-I. Lee, Y. S. Yang, H. Y. Chu, and K.-Y. Kang: ETRI J. 27 (2005) 545.